

How to Size the VCC Cap for a VCC Self-Biasing Based GaN Flyback Converter



Max Wang, Jennu Ou

ABSTRACT

This application note addresses how to size the VCC capacitor for a VCC self-biased gallium nitride (GaN) integrated flyback converter. This document first addresses the benefits of VCC self-bias in USB PD charger applications. Subsequently, the document explains VCC self-bias under different AC line and load conditions, emphasizing the VCC self bias role in maintaining a stable VCC voltage and the impact on no-load power consumption. The discussion further extends to the design calculations for appropriate VCC capacitance, verifying both a stable VCC voltage and a minimized no-load power consumption, targeting as low as 30mW. This comprehensive analysis provides essential guidelines for improving the performance and efficiency of GaN-based flyback converters in power-sensitive applications.

Table of Contents

| | |
|---|---|
| 1 Introduction..... | 2 |
| 2 VCC Self-Bias at Different AC Line and Load Conditions..... | 3 |
| 3 VCC Capacitor Configuration..... | 4 |
| 4 65W AC-DC USB PD Charger Based on VCC Self-Biasing GaN Flyback..... | 6 |
| 5 Summary..... | 7 |
| 6 References..... | 8 |

Trademarks

All trademarks are the property of their respective owners.

2 VCC Self-Bias at Different AC Line and Load Conditions

The VCC self-biasing circuit is designed to perform energy harvesting based on both input and output conditions. As shown in Figure 2-1, the circuit achieves energy harvesting from the switching node capacitor during QR flyback operation. Under specific conditions, such as low AC line input, when the reflected output voltage equals or exceeds the VBUS input voltage, and no energy stored in the Coss capacitor, energy harvesting from the inductor occurs, as shown in Figure 2-1. A small portion of the primary switching current is directed to the VCC capacitor through an internal path. Consequently, the UCG28826 seamlessly enables energy harvesting from both the capacitor and inductor under varying operational conditions.




Figure 2-1. VCC Capacitor Energy Harvest

To verify the VCC voltage is sustained across every switching cycle, a potential challenge arises during extended periods without switching events, such as in open-load conditions or burst mode, where the non-switching interval can extend beyond 40ms. During such prolonged intervals, additional energy is required to maintain the VCC voltage. The UCG28826 addresses this by sourcing VCC bias from the high-voltage (HV) pin when the VCC voltage drops below 5.6V, as shown in Figure 3-1. However, this method can be less efficient, particularly when the HV pin voltage is significantly higher than the VCC voltage. To optimize efficiency, charge the VCC capacitor when the HV pin voltage is close to the VCC level, typically around the zero-crossing points of the AC line cycle. This approach minimizes energy loss and enhances VCC charging efficiency, which improves no-load power consumption performance. Failure to implement this strategy can adversely affect the overall power efficiency of the system under light or no-load conditions. Because of this, properly configuring the value of the VCC capacitor is important.

3 VCC Capacitor Configuration

Assume the condition that VCC voltage is slightly above the 5.6V threshold for triggering VCC charging (Assume VCC = 5.61V for example), and right after a zero-crossing event on the HV pin. In this case, calculate the capacitance required to make sure the VCC voltage does not drop below a survival level of 5.3V, which activates the HV charging path, before the next half-line cycle zero-crossing. As the quiescent current of UCG28826 in burst mode equals 250mA, the voltage drops from 5.6V to 5.3V in 10.6ms (half of 47Hz AC period), the VCC capacitance must be 8.83 μ F according to [Equation 1](#)

$$I = C \times dV/dt \quad (1)$$

Accounting for DC voltage derating, temperature effects, and tolerance, a 10 μ F capacitor is the least capacitance to maintain VCC voltage regulation with the self-bias feature, or the VCC voltage drops below 5.3V in half AC line cycle and trigger random charging event when the HV pin goes high which can cause extra no load power consumption. As shown in [Figure 3-1](#), when VCC capacitor is 4.7 μ F, the VCC charging frequency is random, and no load power consumption is 86mW in this case.




Figure 3-1. 230VAC,47Hz, VCC=4.7 μ F, Open Load, 89mW Standby Power, CH3: HV CH4: VCC

VCC capacitance can increase to extend the time holding above the 5.3V in half AC cycle, so that the capacitance is less likely to charge VCC at AC zero-crossing. As shown in [Figure 3-2](#), when VCC capacitor is 20 μ F, VCC charging frequency is 47Hz, and no load power consumption is 28mW.




Figure 3-2. 230VAC, 47Hz, VCC=20uF, Open Load, 28mW Standby Power, CH3: HV CH4: VCC

Table 3-1 lists the performance conclusion table with different VCC capacitors.

Table 3-1. Performance Conclusion Under Different C_{VCC}

| Test Condition | C_{VCC} | VCC Charging Frequency | No Load Power Consumption |
|-------------------------|-------------|------------------------|---------------------------|
| 230VAC, 47Hz, open load | 4.7 μ F | Random | 86mW |
| 230VAC, 47Hz, open load | 20 μ F | 47Hz | 28mW |
| 230VAC, 47Hz, open load | 44 μ F | 47/2=23.5Hz | 27.2mW |

To verify the accuracy of the test results, do not use a high capacitance probe on the HV pin or assert any larger resistor in series of the HV pin. In terms of the first case, given that the HV pin is characterized by high impedance, the presence of additional capacitance on this pin can impede the ability to discharge to approximately 0V during each half-cycle of the AC line. This interference can cause the IC to fail in synchronizing with the line frequency at the zero-crossing point. Consequently, the VCC charging process can occur irregularly at the HV pin voltage, leading to an increase in no-load power consumption. In terms of the second case, connecting a high-value resistor in series with the HV pin restricts the charging current to VCC during the AC zero-crossing phase. As a result, the charging of VCC can occur irregularly at higher input voltages once VCC falls below the 5.3V threshold required for survival mode, and can also lead to an increase in no-load power consumption.

4 65W AC-DC USB PD Charger Based on VCC Self-Biasing GaN Flyback




Figure 4-1. PMP41117 Design

Table 4-1. PMP41117 Design Parameter

| Parameter | Value |
|------------------------|----------------|
| AC Input voltage | 90-264VAC |
| Output voltage | 5-20V/3.25A |
| Transformer | ATQ23-14 |
| Turn ratio | 7:1 |
| Transformer Inductance | 200uH |
| Switching frequency | 90-140kHz |
| Efficiency | 93.2% at 90VAC |
| Power density | 2.3W/CC |

Figure 4-1 and Table 4-1 show a 65W dual USB port AC-DC USB PD charger design. Leveraging the simplified VCC self-bias circuit and the advanced high-level integration of the GaN-based design which uses the UCG28826, this design achieves a power density of 2.3W/cc and an efficiency of 93.2% for the AC-DC conversion stage.

5 Summary

The traditional VCC bias circuit of the controller, along with the associated auxiliary winding in the transformer and rectifier can be entirely eliminated by introducing a VCC self-bias circuit, which enhances the efficiency of the VCC bias circuit across a wide range of output voltages. This document provides design guidelines on sizing the VCC capacitor to verify proper operation. With this feature, engineers can achieve a more streamlined and optimized USB PD charger design.

6 References

1. Texas Instruments, [Universal AC Input 65W Dual USB Type-C® Port USB PD Charger Reference Design With Integrated GaN](#), test report.
2. Texas Instruments, [UCG28826 Self-biased High Frequency QR Flyback Converter with Integrated GaN](#), data sheet.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated