Pairing the PFC controller with Gate Drivers in On-Board Chargers for Electric Vehicles

TEXAS INSTRUMENTS

Introduction

An on-board charger (OBC) takes as input AC voltage from the grid and converts to DC voltage in order to charge the electric vehicle battery. This AC-DC system is located within the hybrid electric and electric vehicle (HEV/EV). An example AC/DC block diagram solution for the on-board charger is shown in Figure 1. [1] The boost converter can be designed using the Two-Phase Interleaved PFC controller UCC28070-Q1 and the Phase-Shifted Full-Bridge (PSFB) is designed using the UCC28951-Q1 which are both automotive grade controllers. The same AC-DC system may be found in electric vehicle charging stations, also known as electric vehicle service equipment, where non-automotive grade components can be utilized. [2]




Figure 1. On-Board Charger Block Diagram Example

Notice the green boxes highlighting gate drivers upstream from the PFC and PWM controller boxes. The gate driver is used to switch on/off the MOSFETs or other semiconductor devices like silicon carbide (SiC), gallium nitride (GaN) or insulated gate bipolar transistors (IGBT). A common question is how to select the gate driver for these controllers.

There are many criteria on selecting the gate driver but in this report the topic will examine the output sink and source current requirement to achieve a desired MOSFET turn-on/turn-off switching speed to minimize the MOSFET switching losses due to the linear operation of the MOSFET and the Miller plateau

region. Designing a gate drive circuit one must consider in addition to switching speed other factors for example; isolation using the gate driver or a magnetic transformer, dv/dt immunity, bypassing rules, input logic levels, negative voltage tolerance on pins, start-up and transient conditions, power dissipation/thermal/reliability, protection features, package, layout guidelines, and cost to name but a few considerations. Ultimately, ringing and performance checks are required for verification on the final printed circuit design. [3]

1 MOSFET Turn-on

The turn-on of a MOSFET is classified in four intervals as shown in Figure 2. The physical explanation for each interval is described in "Fundamentals of MOSFET and IGBT Gate Driver Circuits slua618." [3] The focus of this report is to minimize MOSFET switching losses during intervals 2, linear operation, and 3, the Miller plateau region; the key is the source-sink current capability of the gate driver. The peak current capability of a gate drive is at full V_{DRV} across the driver's output impedance but what is needed is the current capability of the driver during the MOSFETs V_{TH} and $V_{GS,Miller}$ interval. MOSFET turn-off is the reverse transition to turn-on.




Figure 2. MOSFET Turn-On Time Intervals

An estimate of the gate driver output current during the 2nd and 3rd interval is approximated as:



$$I_{G2} = \frac{V_{\text{DRV}} - 0.5 \times \left(V_{\text{GS,Miller}} + V_{\text{TH}}\right)}{R_{\text{HI}} + R_{\text{GATE}} + R_{\text{G,1}}}$$

$$I_{G3} = \frac{V_{DRV} - V_{GS,Miller}}{R_{HI} + R_{GATE} + R_{G,1}}$$
(1)

And from here the approximate switching times are:

$$t2 = C_{ISS} \times \frac{V_{GS,Miller} - V_{TH}}{I_{G2}}$$

$$t3 = C_{RSS} \times \frac{V_{DS,off}}{I_{G3}}$$
 (2)

Trace resistance and inductance will slow down the rise and fall times of the gate driver outputs and further reduce the current capabilities of the gate drive and MOSFET manufacturers recommend an external resistor to control switching speed – use resistors rated for high peak currents, 1206 size is generally ok. The voltage-current characteristics showing turn-off second order effects are depicted in Figure 19 of the High-side/Low-side Driver UCC27201A-Q1 datasheet.

Sometimes the MOSFET datasheet will provide the total gate charge $Q_{\rm g}$ as a function of the gate-source voltage $V_{\rm GS}$ over the different intervals 2 and 3 therefore equations 2 can be simplified to

$$t2 + t3 = Q_g/I_{G2,3}$$
 (3)

Usually the assumption is made that the gate driver current available during t2+t3 is half the peak rating provided in datasheets at $V_{\text{DRV}}.$ In examining equations 1, with $V_{\text{GS,Miller}} \approx V_{\text{TH}}$ and the assumption this voltage is half the output driver voltage, R_{GATE} and $R_{\text{G,I}}$ not included

$$I_{\text{G2,3}} = 0.5 \times V_{\text{DRV}} / R_{\text{HI}} = I_{\text{GATE_DRIVE_PEAK}} / 2$$
(4)

The R_{GATE} and $R_{\text{G,I}}$ resistors control EMI and the MOSFET switching speed so they should be part of your design.

2 Matching a Gate Driver with the

PFC Controller

Equation 3 can be used to size the gate driver for the Two-Phase Interleaved PFC controller UCC28070-Q1. Starting with a transition time of t2+t3=40 ns and selecting the IPW65R045C7 MOSFET from Infineon which has a typical Q_g of 93 nC,

$$I_{G2,3} = 93 \text{ nC}/40 \text{ ns} = 2.325 \text{ A}$$
 (5)

And the estimate for the gate drive peak current rating is

$$I_{\text{GATE_DRIVE_PEAK}} = 4.65 \text{ A}$$
 (6)

The gate driver UCC27524A1-Q1 which is rated for 5 A peak output is selected for the PFC circuit in this OBC design.

The PSFB design makes use of zero-voltage switching therefore the switching time of the MOSFET needs to be minimized to get the current flow from the MOSFET body diode into the MOSFET channel as quickly as possible. If the PSFB controller is located on the secondary side, an isolated gate driver like the UCC21520-Q1 should be selected to drive the primary side MOSFETs.

3 Summary

AN OBC example has been shown involving the Two-Phase Interleaved PFC controller UCC28070-Q1 and the PSFB controllerUCC28951-Q1. The description and approximate gate driver output current equations for MOSFET switching are of interest in this report to minimize turn-on and turn-off intervals 2 and 3. It was shown that the UCC27524A1-Q1 gate drive was selected in order to reduce PFC stage MOSFET losses. There are many other design considerations for the gate driver selection but the focus on this report is the MOSFET switching intervals.

4 Related Documentation

- Driving the future of HEV/EV with highvoltage solutions
- Which new semiconductor technologies will speed electric vehicle charging adoption
- Fundamentals of MOSFET and IGBT Gate Driver Circuits

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated