

How to Estimate Overshoot and Undershoot of Load Transients of a DC/DC Regulator

Luke Pan, Iven Su

ABSTRACT

In a DC-to-DC circuit design, output capacitance is a critical design parameter, which directly affects the output voltage ripple, loop stability, and the overshoot and undershoot during load transient. The intent of this application report is to show how to estimate the overshoot and undershoot of load transients of a design before PCB fabrication. A typical topology, peak current mode (PCM) control buck regulator circuit, is used as an example to explain the mechanism.

Contents 1 2 2.2 3 3.1 Output Filter Components Design 5 3.2 Compensation Circuit Design 5 3.3 **List of Figures** 1 2 3 4 **List of Tables** 1 Design Example Specifications 5 2 Design Parameters 6



1 PCM Buck Regulator Block Diagram

For most popular DC/DC regulators available, the switching frequency gets extremely high, may reach several MHz, which allows smaller output inductance and capacitance. In many cases, output capacitance is small, allowing the use of only ceramic capacitors. In this application report, ceramic capacitors with low ESR and ESL are employed for the analysis.

Figure 1 shows a simplified schematic of PCM buck regulator.




Figure 1. Simplified Schematic of PCM Buck Regulator

2 Load Transient Analysis in Both Frequency and Time Domain

2.1 PCM Buck Regulator Small Signal Model

Figure 2 shows a simplified small signal model of a PCM control buck regulator. This model adopts a voltage controlled current-sourcing concept. In this model, the inductor current is treated as well-controlled current source, which is a simple interpretation of current-loop effects. This model provides excellent physical insight to readers, and is accurate enough for a preliminary design loop analysis.




Figure 2. PCM Buck Regulator Small Signal Model

Equation 1 through Equation 4 show calculations for some of the elements in Figure 2.

$$K = \frac{\hat{v}_{\text{FB}}}{\hat{v}_{\text{OUT}}} = \frac{R_{\text{FBB}}}{R_{\text{FBT}} + R_{\text{FBB}}} = \frac{V_{\text{REF}}}{V_{\text{OUT}}}$$

where

K is the feedback divider proportionality coefficient.

(1)



$$G_{EA}\left(s\right) = \frac{\hat{v}_{COMP}}{\hat{v}_{ERR}} = G_{m} \times \left(R_{COMP} + \frac{1}{s \times C_{COMP}}\right)$$

where

- G_{EA}(s) is the compensation circuit transfer function
- G_m is the gain of the transconductance amplifier

•
$$R_{COMP}$$
 and C_{COMP} is the compensation RC (2)

$$G_{CS} = \frac{\hat{i}_L}{\hat{v}_{COMP}} = \frac{1}{R_{SNS}}$$

where

G_{CS} is the transconductance of inductor current sense circuit, which is the reciprocal value of the current sense resistor R_{SNS} in Figure 1

$$Z_{o}\left(s\right) = \frac{\hat{v}_{out}}{\hat{i}_{L}} = \frac{1}{s \times C_{out}} || R_{L} = \frac{R_{L}}{1 + s \times C_{out} \times R_{L}}$$

where

Z_o(s) is open-loop output impedance, because the inductor current is treated as voltage controlled current-sourcing, so the open-loop output impedance equals the output capacitance C_{OUT} parallel with the load resistance R_i

The open-loop transfer function T(s) can be derived by multiplying every element in the loop (see Equation 5):

$$T(s) = K \times G_{EA}(s) \times G_{CS} \times Z_{O}(s)$$

$$= \frac{V_{REF}}{V_{OUT}} \times G_{m} \times \left(R_{COMP} + \frac{1}{C_{COMP}}\right) \times \frac{1}{R_{SNS}} \times \frac{R_{L}}{1 + s \times C_{OUT} \times R_{L}}$$
(5)

Then the close-loop output impedance can be calculated by Equation 6.

$$Z_{OC}(s) = \frac{\hat{v}_{OUT}}{\hat{i}_{OUT}} = \frac{Z_O(s)}{1 + T(s)}$$
(6)

2.2 Overshoot and Undershoot Prediction

According to the definition, the output variation $v_{OUT}(s)$ equals the output impedance $Z_{OC}(s)$ multiplying the load variation $i_{OUT}(s)$. For a transient load step of ΔI_{OUT} , it can be transferred to $\Delta I_{OUT}/s$ according to the Laplace transform (see Equation 7).

$$\hat{v}_{OUT}(s) = \hat{i}_{OUT}(s) \times Z_{OC}(s) = \frac{\Delta I_{OUT}}{s} \times \frac{Z_{O}(s)}{1 + T(s)}$$
(7)



The entire small signal analysis is based on frequency domain; however, the system-required overshoot and undershoot limitation specification is defined in time domain. To obtain the time domain behavior of $v_{OUT}(t)$, transfer $v_{OUT}(s)$ into time domain with inverse Laplace transform. With the help of the mathematic tool Mathcad®, finally a simplified time domain equation is derived by doing inverse Laplace transform of Equation 7 (see Equation 8):

$$\hat{v}_{\text{OUT}}\left(t\right) = \text{InvLaplace}\left(\hat{v}_{\text{OUT}}(s)\right) \approx \begin{cases} \frac{\Delta I_{\text{OUT}} \times e^{-A \times t} \times sin\left(\sqrt{B - A^2} \times t\right)}{C_{\text{OUT}} \times \sqrt{B - A^2}} & \text{while } A^2 < B \\ \frac{\Delta I_{\text{OUT}} \times e^{-A \times t} \times \left(e^{\sqrt{A^2 - B} \times t} - e^{-\sqrt{A^2 - B} \times t}\right)}{2 \times C_{\text{OUT}} \times \sqrt{A^2 - B}} & \text{while } A^2 > B \end{cases}$$

where

$$A = \frac{G_{m} \times G_{CS} \times V_{REF} \times R_{COMP}}{2 \times C_{OUT} \times V_{OUT}}$$

$$B = \frac{G_{m} \times G_{CS} \times V_{REF}}{C_{OUT} \times V_{OUT} \times C_{COMP}}$$
(8)

To get the overshoot peak value or undershoot valley value, calculate the extremum point t_{EP} when the derivative of $v_{OUT}(t)$ equals 0 (see Equation 9).

$$\frac{d\hat{v}_{\text{OUT}}\left(t_{\text{EP}}\right)}{dt} = \begin{cases} \frac{\Delta I_{\text{OUT}} \times e^{-A \times t_{\text{EP}}} \times \left[\sqrt{B-A^2} \times \cos\left(\sqrt{B-A^2} \times t_{\text{EP}}\right) - A \times \sin\left(\sqrt{B-A^2} \times t_{\text{EP}}\right)\right]}{C_{\text{OUT}} \times \sqrt{B-A^2}} = 0 \text{ while } A^2 < B \\ \frac{C_{\text{OUT}} \times \sqrt{B-A^2}}{\Delta I_{\text{OUT}} \times \left[\left(\sqrt{A^2-B}-A\right) \times e^{\left(\sqrt{A^2-B}-A\right) \times t_{\text{EP}}} + \left(\sqrt{A^2-B}+A\right) \times e^{\left(-\sqrt{A^2-B}-A\right) \times t_{\text{EP}}}\right]}{2 \times C_{\text{OUT}} \times \sqrt{A^2-B}} = 0 \text{ while } A^2 > B \end{cases}$$

$$(9)$$

According to Equation 10, t_{EP} can be calculated:

$$t_{\text{EP}} = \begin{cases} \frac{\text{arctan}\left(\frac{\sqrt{B-A^2}}{A}\right)}{\sqrt{B-A^2}} & \text{while } A^2 < B \\ \frac{\ln\left(\frac{A+\sqrt{A^2-B}}{A-\sqrt{A^2-B}}\right)}{2\times\sqrt{A^2-B}} & \text{while } A^2 > B \end{cases}$$

$$(10)$$

Substitute t_{EP} back into Equation 8, calculate the overshoot peak value or undershoot valley value with Equation 11.

$$V_{\text{OS/US}} = V_{\text{OUT}} + \hat{v}_{\text{OUT}} \left(t_{\text{EP}}\right) \approx \begin{cases} V_{\text{OUT}} + \frac{\Delta I_{\text{OUT}} \times e^{-A \times t_{\text{EP}}} \times sin\left(\sqrt{B - A^2} \times t_{\text{EP}}\right)}{C_{\text{OUT}} \times \sqrt{B - A^2}} & \text{while } A^2 < B \\ V_{\text{OUT}} + \frac{\Delta I_{\text{OUT}} \times e^{-A \times t_{\text{EP}}} \times \left(e^{\sqrt{A^2 - B} \times t_{\text{EP}}} - e^{-\sqrt{A^2 - B} \times t_{\text{EP}}}\right)}{2 \times C_{\text{OUT}} \times \sqrt{A^2 - B}} & \text{while } A^2 > B \end{cases}$$

$$(11)$$

V_{OUT}(t) values at every moment can be calculated with Equation 11. So a time-continuous curve can be plotted with a mathematic tool like Mathcad or Excel.



www.ti.com Simulation Verification

3 Simulation Verification

Here we take TPS54335A as an example. We have made a design of a PCM buck regulator, working in the condition involved: V_{IN} = 12 V, V_{OUT} = 5 V, switching frequency 1 MHz, max load current 3 A. Load transient from 1 A to 3 A (ΔI_{OUT} = 1 A – 3 A = –2 A).

Table	1. Design	Example	Specifications
-------	-----------	---------	----------------

Design Parameter	Value		
Input voltage, V _{IN}	9 V to 15 V, Typical 12 V		
Output voltage, V _{OUT}	5.0 V		
Maximum output current I _{OUT_MAX}	3 A		
Undershoot or overshoot during load transient of 1 A to 3 A	3% of V _{OUT}		
Switching frequency, f _{SW}	1 MHz		
TPS54335A reference voltage, V _{REF}	0.8 V		
TPS54335A error amplifier gain, G _m	1.3 A/V		
TPS54335A power stage gain, G _{CS}	8 A/V		

3.1 Output Filter Components Design

The inductance is based on the desired peak-to-peak ripple current Δi_L . Because the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN} . Use Equation 12 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. A reasonable value of K_{IND} should be 30% to 50%. For this application, choose $K_{\text{IND}} = 0.5$ for smaller inductance

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT_MAX} \times V_{ND}} \times \frac{V_{OUT}}{V_{N_MAX} \times s_{W}^{f}} = \frac{15 - 5}{3 \times 0.5} \times \frac{5}{15 \times 1} = 2.2 \ \mu H \tag{12}$$

The desired response to a large load current change is usually the first criterion for output capacitance selection. When a large load step occurs, output capacitors provide the required charge before the inductor current can regulate to the appropriate level. The control loop of the regulator usually needs several clock cycles to regulate the inductor current equal to the new load level. The output capacitance must be large enough to supply or absorb the current difference to maintain the output voltage within the specified range. An engineering empirical formula, Equation 13, shows the minimum output capacitance needed for specified output overshoot or undershoot.

$$C_{\text{OUT}} > \frac{\Delta I_{\text{OUT}} \times \left(\frac{1}{4 \times f_{\text{C}}} + \frac{1}{f_{\text{SW}}}\right)}{2 \times \Delta V_{\text{OUT}}} = \frac{2 \times \left(\frac{1}{4 \times 0.05} + \frac{1}{1}\right)}{2 \times 5 \times 3\%} = 40 \text{ uF}$$

where

A good starting value for f_c is 1/20 to 1/10 of the switching frequency, f_{sw} .

For this application, choose f_C to be 1/20 × 1 MHz = 0.05 MHz. To leave some margin, choose 47 μF as the C_{OUT} .

3.2 Compensation Circuit Design

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency, f_c . In this application, choose $f_c = 0.05$ MHz.
- 2. Use Equation 14 to calculate the value of R_{COMP} . A standard 8.87-k Ω resistor is selected as R_{COMP} .

$$R_{\text{COMP}} = \frac{2\pi \times f_{\text{C}} \times C_{\text{OUT}} \times V_{\text{OUT}}}{V_{\text{REF}} \times G_{\text{m}} \times G_{\text{CS}}} = \frac{2\pi \times 0.05 \times 47 \times 5}{0.8 \times 1.3 \times 8} = 8.9 \text{ k}\Omega \tag{14}$$



Simulation Verification www.ti.com

3. Design the R_{COMP} and C_{COMP} zero at 1/4 of the f_{C} . C_{COMP} can be calculated by Equation 15.

$$C_{COMP} = \frac{2}{\pi \times f_{C} \times R_{COMP}} = \frac{2}{\pi \times 0.051 \times 8.87} = 1.4 \text{ nF}$$
(15)

A standard 1.5-nF capacitor is selected as C_{COMP}.

3.3 Comparison of Simulation and Calculation Result

After completing the previous design procedure, all the design parameters are obtained in Table 2.

Table 2. Design Parameters

L	C _{OUT}	R_L	V _{REF}	G _m	R _{COMP}	C _{COMP}	G _{cs}
2.2 µH	47 μF	5 Ω	0.8 V	1.3 mA/V	8.87 kΩ	1.5 nF	8 A/V

With all the known parameters in Table 2, A and B can be calculated by and .

$$A = \frac{G_{m} \times G_{CS} \times V_{REF} \times R_{COMP}}{2 \times C_{OUT} \times V_{OUT}} = 1.57 \times 10^{5}$$
(16)

$$B = \frac{G_{\rm m} \times G_{\rm CS} \times V_{\rm REF}}{C_{\rm OUT} \times V_{\rm OUT} \times C_{\rm COMP}} = 2.36 \times 10^{10}$$
(17)

Because $A^2 > B$, the critical point t_{EP} can be calculated by the second formula in Equation 10.

$$t_{EP} = \frac{\ln\left(\frac{A + \sqrt{A^2 - B}}{A - \sqrt{A^2 - B}}\right)}{2 \times \sqrt{A^2 - B}} = 6.46 \times 10^{-6}$$
(18)

Finally, the undershoot can be calculated by Equation 11.

$$V_{\text{OS/US}} = V_{\text{OUT}} + \hat{v}_{\text{OUT}} \left(t_{\text{EP}}\right) \approx V_{\text{OUT}} + \frac{\Delta I_{\text{OUT}} \times e^{-A \times t_{\text{EP}}} \times \left(e^{\sqrt{A^2 - B} \times t_{\text{EP}}} - e^{-\sqrt{A^2 - B} \times t_{\text{EP}}}\right)}{2 \times C_{\text{OUT}} \times \sqrt{A^2 - B}} = 4.9 \text{ V} \tag{19}$$

To verify the calculation result, we built a simulation model of PCM buck regulator according to Figure 1 in Simplis[™]. Figure 3 shows the Simplis simulation circuit diagram. A load transient from 1 A to 3 A occurs at 0.1 ms (Figure 4 shows the simulation result). The undershoot valley value 4.9 V occurs at 6.5 µs after the load transient happens, which is almost the same as the calculated values in Equation 18 and Equation 19. In Figure 4, an additional time-continuous curve is plotted using Mathcad with Equation 11. The calculated curve matches well with the simulated curve during the entire period.



www.ti.com References




Figure 3. Simplis™ Simulation Circuit




Figure 4. Comparison of Simulation and Calculation Result

4 References

- CHEN Xiao-fei, ZOU Xue-cheng, CHENG Jun, YU Kai, LIN Shuang-xi. "System Modeling and Stability Design for Peak Current-mode Buck Power Converter."
- 2. S. P. Hsu, A. Brown, L. Rensink, and R. D. Middlebrook, "Modeling and analysis of switching dc-to-dc converters in constant-frequency current-programmed mode."

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated