TCAN1473A-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	
List of Figures	
Figure 1-1. Functional Block Diagram	2
Figure 4-1. TCAN1473A-Q1 Pin Diagram (14-pin SOIC (D) and 14-pin SOT (DYY) Packages)	
Figure 4-2. TCAN1473A-Q1 Pin Diagram (14-pin VSON (DMT) Package)	6
List of Tables	
Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11	3
Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2	
Table 3-1. Die Failure Modes and Distribution	
Table 4-1. TI Classification of Failure Effects	
Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground	6
Table 4-3. Pin FMA for Device Pins Open-Circuited	
Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin	
Table 4-5. Pin FMA for Device Pins Short-Circuited to V _{SUP}	
Table 4-6. Pin FMA for Device Pins Short-Circuited to V _{CC}	
Table 4-7. Pin FMA for Device Pins Short-Circuited to V _{IO}	9

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for TCAN1473A-Q1 to aid in a functional safety system design. The TCAN1473A-Q1 comes in the SOIC (D), VSON (DMT) and SOT (DYY) packages. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TCAN1473A-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for TCAN1473A-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262 FIT (Failures Per 10 ⁹ Hours) 14-pin SOIC (D)		FIT (Failures Per 10 ⁹ Hours) 14-pin VSON (DMT)	FIT (Failures Per 10 ⁹ Hours) 14-pin SOT (DYY)
Total component FIT rate	22	10	11
Die FIT rate	6	4	7
Package FIT rate	16	6	4

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11 or figure 16

· Power dissipation: 353mW

Climate type: World-wide table 8 or figure 13
Package factor (lambda 3): Table 17b or figure 15

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICs analog and mixed ≤ 50V supply	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TCAN1473A-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Receiver fail	35
Transmitter fail	35
System stuck in sleep mode	15
Control and mode logic failure	10
CANL or CANH driver stuck dominant	5



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TCAN1473A-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to V_{SUP} (see Table 4-5)
- Pin short-circuited to V_{CC} (see Table 4-6)
- Pin short-circuited to V_{IO} (see Table 4-7)

Table 4-2 through Table 4-7 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the TCAN1473A-Q1 pin diagram for the 14-pin SOIC (D) and 14-pin SOT (DYY) packages. Figure 4-2 shows the TCAN1473A-Q1 pin diagram for the 14-pin VSON (DMT) package. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TCAN1473A-Q1 data sheet.




Figure 4-1. TCAN1473A-Q1 Pin Diagram (14-pin SOIC (D) and 14-pin SOT (DYY) Packages)






Figure 4-2. TCAN1473A-Q1 Pin Diagram (14-pin VSON (DMT) Package)

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- $V_{CC} = 4.5V \text{ to } 5.5V$
- V_{SUP} = 4.5V to 40V
- $V_{IO} = 1.7V \text{ to } 5.5V$

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
TXD	1	The TXD pin is biased dominant indefinitely. The device enters dominant time-out mode. The device is unable to transmit data.	В
GND	2	None	D
V _{CC}	3	The device enters sleep mode. There is a high current draw from the external regulator supplying the V _{CC} pin.	В
RXD	4	The output of the receiver is biased recessive indefinitely. The host is unable to receive data from the bus.	В
V _{IO}	5	The device enters sleep mode. The transceiver is passive on the bus. There is a high current draw from the external regulator supplying the V_{IO} pin.	В
EN	6	The EN pin is biased low. The device is unable to enter normal mode. The device is unable to communicate.	В
INH	7	The I _{SUP} current is high. The INH pin is potentially damaged and indication from the transition to sleep mode is not available.	Α
nFAULT	8	The nFAULT pin is biased low indefinitely, which indicates a fault indefinitely.	В
WAKE	9	The WAKE pin is biased low indefinitely and is unable to utilize the local wake-up function.	В
V _{SUP}	10	The device is not powered. There is a high current flowing from the source supplying V_{SUP} flowing to GND.	В
INH_MASK	11	The inhibit mask function cannot be used as intended.	В
CANL	12	There is a violation of the V _{O(REC)} specification. EMC performance is degraded.	С
CANH	13	The device cannot drive the dominant bit to the bus, communication is not possible.	В
nSTB	14	The nSTB pin is biased low indefinitely. The transceiver is unable to enter normal mode. The device is unable to communicate.	В
Thermal Pad	-	None	D

Note

The 14-pin VSON (DMT) package includes a thermal pad.



Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
TXD	1	The TXD pin defaults to a recessive bias. The device is always recessive and unable to transmit data.	В
GND	2	The device is not powered.	В
V _{CC}	3	The device in protected mode.	В
RXD	4	There is no RXD output, the device is unable to receive data.	В
V _{IO}	5	The device in protected mode.	В
EN	6	The EN pin defaults to a logic-low bias. The device is unable to enter normal mode. The device is unable to communicate.	В
INH	7	None	D
nFAULT	8	There is no effect on performance, but the device is unable to monitor system faults.	В
WAKE	9	There is no effect on performance, but the device is unable to utilize the local wake-up function.	В
V _{SUP}	10	The device is not powered.	В
INH_MASK	11	The inhibit mask function cannot be used as intended.	В
CANL	12	The device cannot drive dominant on the bus. The device is unable to communicate.	В
CANH	13	The device cannot drive dominant on the bus. The device is unable to communicate.	В
nSTB	14	The nSTB pin defaults to a logic-low bias. The device is unable to enter normal mode. The device is unable to communicate.	В
Thermal Pad	-	None	D

Note

The 14-pin VSON (DMT) package includes a thermal pad.

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
TXD	1	GND	The TXD pin is biased dominant indefinitely and the device enters dominant time-out mode. The device is unable to transmit data.	В
GND	2	V _{CC}	The device is in protected mode, the I _{CC} current is high.	В
V _{CC}	3	RXD	The output of the RXD pin is biased recessive indefinitely. The controller is unable to receive data from the CAN bus.	В
RXD	4	VIO	The output of the RXD pin is biased recessive indefinitely. The controller is unable to receive data from the CAN bus.	В
V _{IO}	5	EN	The EN pin is biased high indefinitely. The device is unable to enter the standby and silent modes.	В
EN	6	INH	There is a violation of the absolute maximum rating on the EN pin (except in sleep mode). The transceiver is potentially damaged.	А
nFAULT	8	WAKE	There is a potential violation of the absolute maximum rating on the nFAULT pin if WAKE is biased high. The transceiver is potentially damaged.	А
WAKE	9	V _{SUP}	The WAKE pin is biased high indefinitely, the device is unable to utilize local wake-up function.	В
V _{SUP}	10	INH_MASK	There is a violation of the absolute maximum rating on the INH_MASK pin. The transceiver is potentially damaged.	А
INH_MASK	11	CANL	If the INH_MASK pin is at V_{IO} level, the I_{OS} current is potentially reached; RXD is always recessive. If the INH_MASK pin is at logic low, the $O(REC)$ specifications are violated. EMC performance is degraded.	В
CANL	12	CANH	The bus is biased recessive. Communication is not possible. The I_{OS} current is potentially reached on the CANH or CANL pin.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
CANH	13	nSTB	The driver and receiver turn off when the CAN bus is recessive. The device potentially does not enter normal mode.	В

Note

The 14-pin VSON (DMT) package includes a thermal pad. All devices pins are adjacent to the thermal pad. The behavior of the device when pins are shorted to the thermal pad depends on the net that is connected to the thermal pad.

Table 4-5. Pin FMA for Device Pins Short-Circuited to V_{SUP}

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
TXD	1	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
GND	2	The device is not powered. The I _{SUP} current is high.	В
V _{CC}	3	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
RXD	4	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
V _{IO}	5	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
EN	6	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
INH	7	Minimal current is driven into the INH pin.	D
nFAULT	8	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	А
WAKE	9	The WAKE pin is biased high. The device is unable to utilize the local wake-up function.	В
V _{SUP}	10	None	D
INH_MASK	11	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	Α
CANL	12	The I _{OS} current is potentially reached. The RXD pin is always recessive.	В
CANH	13	The $V_{O(REC)}$ specification is violated. EMC performance is degraded and communication errors potentially result.	С
nSTB	14	There is a violation of the absolute maximum rating. The transceiver is potentially damaged.	А

Note

The 14-pin VSON (DMT) package includes a thermal pad.

Table 4-6. Pin FMA for Device Pins Short-Circuited to V_{CC}

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
TXD	1	The TXD pin is biased recessive indefinitely. The device is unable to transmit data.	В
GND	2	The CAN transmitter is not powered and the device enters sleep mode. There is a high current draw from the external regulator supplying the VCC pin.	В
V _{CC}	3	None	D
RXD	4	The output of the receiver is biased recessive indefinitely. The host is unable to receive data from the bus.	В
V _{IO}	5	The I/O pins operate as 5V input and output pins. The microcontroller is potentially damaged if $V_{CC} > V_{IO}$.	С
EN	6	The EN pin is biased high indefinitely. The device is unable to enter the standby and silent modes.	В
INH	7	There is a violation of the absolute maximum rating on the V_{CC} pin. The INH pin is biased at the V_{CC} voltage. The system potentially does not wakeup.	Α
nFAULT	8	The nFAULT pin is biased high indefinitely. The transceiver is unable to report faults.	В
WAKE	9	None	D
V _{SUP}	10	There is a violation of the absolute maximum rating on the V _{CC} pin.	Α

www.ti.com Revision History

Table 4-6. Pin FMA for Device Pins Short-Circuited to V_{CC} (continued)

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
INH_MASK	11	The inhibit mask function is activated when the device enters silent mode. The microcontroller is potentially damaged if $V_{CC} > V_{IO}$.	В
CANL	12	The I _{OS} current is potentially reached. The RXD pin is always recessive.	В
CANH	13	The V _{O(REC)} specification is violated. EMC performance is degraded.	С
nSTB	14	The nSTB pin is biased high indefinitely. The transceiver is unable to enter the standby and sleep modes.	В

Note

The 14-pin VSON (DMT) package includes a thermal pad.

Table 4-7. Pin FMA for Device Pins Short-Circuited to V_{IO}

Pin Name	Pin No.	Description of Potential Failure Effects	
TXD	1	The TXD pin is biased recessive indefinitely. The device is unable to transmit data.	В
GND	2	The device is not powered. There is a high current draw from the external regulator supplying to the VIO pin.	
V _{CC}	3	The I/O pins operate as 5V input and outputs pins. The microcontroller is potentially damaged if $V_{CC} > V_{IO}$.	
RXD	4	The output of the receiver is biased recessive indefinitely. The host is unable to receive data from bus.	
V _{IO}	5	None	D
EN	6	The EN pin is biased high indefinitely. The device is unable to enter the standby and silent modes.	В
INH	7	There is a violation of the absolute maximum rating on the V_{IO} pin. The INH pin is biased at the V_{IO} voltage. The system potentially does not wakeup.	
nFAULT	8	The nFAULT pin is biased high indefinitely. The transceiver is unable to report faults.	
WAKE	9	None	D
V _{SUP}	10	There is a violation of the absolute maximum rating on the V _{IO} pin.	Α
INH_MASK	11	The inhibit mask function is activated when the device enters silent mode.	D
CANL	12	The I _{OS} current is potentially reached. The RXD pin is always recessive.	В
CANH	13	The V _{O(REC)} specification is violated. EMC performance is degraded.	
nSTB	14	The nSTB pin is biased high indefinitely. The transceiver is unable to enter the standby and sleep modes.	В

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2024	*	Initial Release

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated