Functional Safety Information

TPS785-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
2.1 VSON Package	
2.2 TO-252 Package	
3 Failure Mode Distribution (FMD)	5
4 Pin Failure Mode Analysis (Pin FMA)	
4.1 VSON Package	
4.2 VSON Package B Version	
4.3 TO-252 Package	
5 Revision History	

Trademarks

All trademarks are the property of their respective owners.



1 Overview

This document contains information for the TPS785-Q1 (VSON and TO-252 packages) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the fixed version functional block diagram of the device for reference.

Figure 1-2 shows the adjustable version functional block diagram of the device for reference.




Figure 1-1. Fixed Version Functional Block Diagram




Figure 1-2. Adjustable Version Functional Block Diagram

The TPS785-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 VSON Package

This section provides functional safety failure in time (FIT) rates for the VSON package of the TPS785-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	19
Die FIT rate	14
Package FIT rate	5

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- Power dissipation: 2000mW
- Climate type: World-wide table 8 or figure 13
- Package factor (lambda 3): Table 17b 17b or figure 15
- · Substrate material: FR4
- · EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 TO-252 Package

This section provides functional safety failure in time (FIT) rates for the TO-252 package of the TPS785-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	33
Die FIT rate	14
Package FIT rate	19

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11 or figure 16

· Power dissipation: 2500mW

Climate type: World-wide table 8 or figure 13
Package factor (lambda 3): Table 17b or figure 15

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TPS785-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
V _{OUT} high (following V _{IN})	60
V _{OUT} not in specification – voltage or timing	10
V _{OUT} low (no output)	20
Short circuit any two pins	10



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS785-Q1 (VSON and TO-252 packages). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2 and Table 4-10)
- Pin open-circuited (see Table 4-3 and Table 4-11)
- Pin short-circuited to an adjacent pin (see Table 4-4 and Table 4-12)
- Pin short-circuited to supply (see Table 4-5 and Table 4-13)

Table 4-2 through Table 4-13 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Tahla 4-1	TI Classification	of Failure	Fffocts
Iable 4-1.	II Ciassilication	UI I allule	LIIECIS

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

4.1 VSON Package

Figure 4-1 shows the TPS785-Q1 pin diagram for the VSON package with a fixed output. Figure 4-2 shows the TPS785-Q1 pin diagram for the VSON package with an adjustable output. For a detailed description of the device pins, see the Pin Configuration and Functions section in the TPS785-Q1 datasheet.




Figure 4-1. Pin Diagram (VSON Package), Fixed Version




Figure 4-2. Pin Diagram (VSON Package), Adjustable Version



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	The device hits the current limit state. If power dissipation is significant, the device hits the thermal shutdown state. If the fault condition is not removed, the device can continue to cycle in and out of thermal shutdown. Continuously running the device above the rated current degrades the reliability of the device.	В
NC	2	NC Pin (Fixed Output): There is no impact to the device. The device operates as normal with improved thermal performance.	D
FB	2	FB Pin (Adjustable Output): The output voltage is not regulated. The device operates as a switch and V_{OUT} tracks V_{IN} .	В
NC	3	There is no impact to the device. The device operates as normal with improved thermal performance.	D
NC	4	There is no impact to the device. The device operates as normal with improved thermal performance.	D
GND	5	There is no impact to the device. The device operates as normal.	D
NC	6	NC Pin (Regular Version): There is no impact to the device. The device operates as normal with improved thermal performance.	D
EN	7	EN Pin (Regular Version): The device remains in a disabled state.	В
IN	8	The output voltage is not regulated and remains low at 0V.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	The device output voltage is pulled to GND and the downstream devices do not receive power.	В
NC		NC Pin (Fixed Output): There is no impact to the device. The device operates as normal.	D
FB	2	FB Pin (Adjustable Output): The feedback loop is open, as a result, the output voltage is not regulated and remains in an indeterminate state. V _{OUT} is potentially pulled down to GND.	В
NC	3	There is no impact to the device. The device operates as normal.	D
NC	4	There is no impact to the device. The device operates as normal.	D
GND	5	With the reference pin floating, the voltages at the remaining pins are floating as well and the device is not functional. There is a risk of violating absolute maximum ratings.	В
NC	6	NC Pin (Regular Version): There is no impact to the device. The device operates as normal.	D
EN	7	EN Pin (Regular Version): The output voltage remains in an indeterminate state.	В
IN	8	There is no input to the LDO. The output voltage is not regulated.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

			in the Bernes in the enert energial to hajasent in	
Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
OUT	1	NC (pin 2)	(Fixed output.) There is no effect on the device. The device operates as normal.	D
001	'	FB (pin 2)	<u>'</u>	В
FB	2	NC (pin 3)	There is no effect on the device. The device operates as normal.	D
NC	3	NC (pin 4)	There is no effect on the device. The device operates as normal.	D
GND	5	NC (pin 6)	There is no effect on the device. The device operates as normal.	D
NC	6	EN (pin 7)	There is no effect on the device. The device operates as normal.	D
EN	7	IN (pin 8)	The device is always enabled. The peripherals connected to the EN pin are at risk of EOS.	В

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	The device does not regulate.	В
NC		(Fixed output.) There is no effect on the device. The device operates as normal.	D
FB	2	(Adjustable output.) The absolute maximum rating for the FB pin (2V max) can be violated, resulting in the device being destroyed. If the absolute maximum rating is not violated, the error amplifier closes the channel and there is no output voltage.	А
NC	3	There is no effect on the device. The device operates as normal.	D
NC	4	There is no effect on the device. The device operates as normal.	D
GND	5	There is no output voltage. The performance of the system depends on upstream overcurrent protection.	В
NC	6	There is no effect on the device. The device operates as normal.	D
EN	7	The device is always enabled.	В
IN	8	There is no effect on the device. The device operates as normal.	D

4.2 VSON Package B Version

Figure 4-3 shows the TPS785-Q1 pin diagram for the VSON package (B Version) with a fixed output. Figure 4-4 shows the TPS785-Q1 pin diagram for the VSON package (B Version) with an adjustable output. For a detailed description of the device pins, see the Pin Configuration and Functions section in the TPS785-Q1 datasheet.




Figure 4-3. Pin Diagram (VSON Package), Fixed and B Version






Figure 4-4. Pin Diagram (VSON Package), Adjustable and B Version

Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	
OUT	1	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В
NC		(Fixed output.) There is no effect on the device. The device operates as normal.	D
FB	2	(Adjustable output.) The output voltage is input voltage minus dropout voltage because the error amplifier drives the pass transistor gate to the rail.	В
NC	3	There is no effect on the device. The device operates as normal.	D
NC	4	There is no effect on the device. The device operates as normal.	D
GND	5	There is no effect on the device. The device operates as normal.	D
EN	6	The device is disabled, resulting in no output voltage.	В
NC	7	There is no effect on the device. The device operates as normal.	D
IN	8	Power is not supplied to the device, resulting in no output voltage.	В

Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	
OUT	1	The device output is disconnected from the load.	В
NC	2	(Adjustable output.) There is no effect on the device. The device operates as normal.	D
FB	2	(Fixed output.) The error amplifier input is not connected. The output voltage is indeterminate.	В
NC	3	re is no effect on the device. The device operates as normal.	
NC	4	re is no effect on the device. The device operates as normal.	
GND	5	ere is no current loop for the supply voltage. The device is not operational and does not gulate.	
EN	6	he enable circuit is in an unknown state. The device can be enabled or disabled.	
NC	7	There is no effect on the device. The device operates as normal.	
IN	8	ower is not supplied to the device, resulting in no output voltage.	



Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	
OUT	1	NC (pin 2)	(Fixed output.) There is no effect on the device. The device operates as normal. (Adjustable output.) The output voltage is set to the internal reference voltage.	D
001	Į.	FB (pin 2)		В
NC/FB	2	NC (pin 3)	There is no effect on the device. The device operates as normal.	D
NC	3	NC (pin 4)	here is no effect on the device. The device operates as normal.	
GND	5	EN (pin 6)	The device is always disabled, resulting in no output.	
EN	6	NC (pin 7)	There is no effect on the device. The device operates as normal.	D
NC	7	IN (pin 8)	There is no effect on the device. The device operates as normal.	

Table 4-9. Pin FMA for Device Pins Short-Circuited to Supply (VIN)

Pin Name	Pin No.	Description of Potential Failure Effects	
OUT	1	The device does not regulate. A violation of the absolute maximum rating of the downstream device is possible.	В
NC		(Fixed output.) There is no effect on the device. The device operates as normal.	D
FB	2	(Adjustable output.) The absolute maximum rating for the FB pin (2V max) can be violated, resulting in the device being destroyed. If the absolute maximum rating is not violated, the error amplifier closes the channel and there is no output voltage.	А
NC	3	nere is no effect on the device. The device operates as normal.	
NC	4	There is no effect on the device. The device operates as normal.	D
GND	5	There is no output voltage. Either the input supply is at 0V, or an input fuse is blown.	В
EN	6	The device is always enabled.	
NC	7	There is no effect on the device. The device operates as normal.	D
IN	8	ere is no effect on the device. The device operates as normal.	



4.3 TO-252 Package

Submit Document Feedback

Figure 4-5 shows the TPS785-Q1 pin diagram for the TO-252 package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TPS785-Q1 datasheet.




Figure 4-5. Pin Diagram (TO-252 Package)

Table 4-10. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	
EN	1	The device remains in the disabled state, providing no output voltage.	В
IN	2	There is no input to the LDO. The output voltage is not regulated.	В
GND	3	e is no impact to the device. The device operates as normal.	
OUT	4	he device hits the current limit state. If power dissipation is significant, the device hits the nermal shutdown state. If the fault condition is not removed, the device continues to cycle in and out of thermal shutdown. Continuously running the device above the rated current degrades the eliability of the device.	
NC		NC Pin (Fixed Output): There is no impact to the device. The device operates as normal with improved thermal performance.	D
FB	5	FB Pin (Adjustable Output): The output voltage is not regulated. The device operates as a switch and V_{OUT} tracks V_{IN} .	В

Revision History Www.ti.com

Table 4-11. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects		
EN	1	The output voltage remains in an indeterminate state. V _{OUT} is likely pulled to GND.	В	
IN	2	There is no input to the LDO. The output voltage is not regulated.	В	
GND	3	With the reference pin floating, the voltages at the remaining pins are floating as well and the device is not functional. There is a risk of violating the absolute maximum ratings.	B A	
OUT	4	The downstream devices do not receive power.	В	
NC		NC Pin (Fixed Output): There is no impact to the device. The device operates as normal.	D	
FB	5	FB Pin (Adjustable Output): The feedback loop is open, as a result, the output voltage is not regulated and remains in an indeterminate state.	В	

Table 4-12. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
EN	1	IN	The device remains ON regardless of the enable signal value.	В
IN	2	GND	There is no input to the LDO. The output voltage is not regulated.	В
			The device hits current limit state. If power dissipation is significant, the device	В
GND	3	OUT	hits thermal shutdown state. If the fault condition is not removed, the device continues to cycle in and out of thermal shutdown. Continuously running the device above the rated current degrades the reliability of the device.	А
OUT	4	NC	NC Pin (Fixed Output): There is no impact to the device. The device operates as normal.	D
001 4	4	FB	FB Pin (Adjustable Output): The output voltage is held at 1.2V and does not regulate at target value.	В
NC	_ 5	EN	NC Pin (Fixed Output): There is no impact to the device. The device operates as normal.	D/B/A
FB	3	EN	FB Pin (Adjustable Output): The output voltage is not regulated at target value and for V_{EN} > 2V, this is an absolute maximum rating violation.	DIBIA

Table 4-13. Pin FMA for Device Pins Short-Circuited to Supply (VIN)

Pin Name	Pin No.	Description of Potential Failure Effects	
EN	1	The device remains ON regardless of the enable signal value.	В
IN	2	There is no impact to the device. The device operates as normal.	D
GND	3	The device does not turn ON. The output voltage stays low at 0V.	В
OUT	4	The output voltage is not regulated and equals V_{IN} . A violation of the absolute maximum ratings of the downstream device is possible.	В
NC		NC Pin (Fixed Output): There is no impact to the device. The device operates as normal.	
FB	5	FB Pin (Adjustable Output): The output voltage is not regulated at the target value, and for $V_{\text{IN}} > 2V$, this is an absolute maximum rating violation.	D/B/A

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2025	*	Initial Release

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025