

Functional Safety Information

**UCC27531-Q1**

**Functional Safety FIT Rate, FMD, and Pin FMA**

---



**Table of Contents**

<b>1 Overview</b>	<b>2</b>
<b>2 Functional Safety Failure In Time (FIT) Rates</b>	<b>3</b>
<b>3 Failure Mode Distribution (FMD)</b>	<b>4</b>
<b>4 Pin Failure Mode Analysis (Pin FMA)</b>	<b>5</b>
<b>5 Revision History</b>	<b>6</b>

**List of Figures**

Figure 1-1. Functional Block Diagram	2
Figure 4-1. Pin Diagram	5

**List of Tables**

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11	3
Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2	3
Table 3-1. Die Failure Modes and Distribution	4
Table 4-1. TI Classification of Failure Effects	5
Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground	5
Table 4-3. Pin FMA for Device Pins Open-Circuited	5
Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin	6
Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply	6

**Trademarks**


All trademarks are the property of their respective owners.

## 1 Overview

This document contains information for UCC27531-Q1 (SOT-23 package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



**Figure 1-1. Functional Block Diagram**

UCC27531-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

## 2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for UCC27531-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

**Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11**

FIT IEC TR 62380 / ISO 26262	Power Dissipation (mW)	FIT (Failures Per 10 <sup>9</sup> Hours)
Total component FIT rate	15	5
	150	8
Die FIT rate	15	3
	150	6
Package FIT rate	15	2
	150	2

The failure rate and mission profile information in [Table 2-1](#) comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- Power dissipation: 15mW, 150mW
- Climate type: World-wide table 8 or figure 13
- Package factor ( $\lambda_3$ ): Table 17b or figure 15
- Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

**Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2**

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55°C

The reference FIT rate and reference virtual T<sub>J</sub> (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

### 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for UCC27531-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

**Table 3-1. Die Failure Modes and Distribution**

Die Failure Modes	Failure Mode Distribution (%)
OUT stuck on	33
OUT stuck off	33
OUT level undefined	33
UVLO not functioning or other failures	<1

## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the UCC27531-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:


- Pin short-circuited to ground (see [Table 4-2](#))
- Pin open-circuited (see [Table 4-3](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#))
- Pin short-circuited to supply (see [Table 4-5](#))

[Table 4-2](#) through [Table 4-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

**Table 4-1. TI Classification of Failure Effects**

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

[Figure 4-1](#) shows the UCC27531-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the UCC27531-Q1 data sheet.



**Figure 4-1. Pin Diagram**

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Pin short across the package is not considered.

**Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
EN	1	OUTH and OUTL always enabled and follows IN.	B
IN	2	OUTL is on. OUTH is off.	B
VDD	3	Device is not powered.	B
GND	4	Short to same potential. No impact.	D
OUTL	5	OUTL is always pulled down to GND. Possible OUTH and OUTL driver damage.	A
OUTH	6	OUTH is always pulled down to GND. Possible OUTH and OUTL driver damage.	A

**Table 4-3. Pin FMA for Device Pins Open-Circuited**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
EN	1	OUTH and OUTL are always enabled.	B
IN	2	OUTH is off and OUTL is on.	B
VDD	3	Device is not powered.	B
GND	4	OUTH and OUTL are pulled to VDD level.	B
OUTL	5	OUTL is not connected to power FET.	B

**Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUTH	6	OUTH is not connected to power FET.	B

**Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin**

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
EN	1	IN	Externally driven input pins are shorted. Device responds according to the voltage applied to the pins.	B
IN	2	VDD	OUTH is always on and OUTL is always off.	B
GND	4	OUTL	OUTL is always pulled down to GND. Possible OUTH and OUTL driver damage.	A
OUTL	5	OUTH	OUTH and OUTL output voltages are unknown. Possible OUTH and OUTL driver damage.	A

**Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
EN	1	Case 1: Device is always enabled.	B
		Case 2: Possible device damage VDD > 27V.	A
IN	2	Case 1: OUTH is ON and OUTL is off.	B
		Case 2: Possible device damage VDD > 27V.	A
VDD	3	Short to same potential. No impact.	D
GND	4	Device is not powered.	B
OUTL	5	Possible OUTH and OUTL driver damage.	A
OUTH	6	Possible OUTH and OUTL driver damage.	A

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (March 2022) to Revision A (June 2025)	Page
• Updated <i>Die Failure Mode</i> definitions in rows one through three.....	4

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated