Application Note

TLV314-Q1

Functional Safety FIT Rate, FMD, and Pin FMA



Table of Contents

1 Overview	
2 Functional Safety Failure In Time (FIT) Rates	3
2.1 SC70-5 Package	
2.2 SOT-23 Package	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
4.1 SC70-5 Package	
4.2 SOT-23 Package	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for TLV314-Q1 (SC70-5 and SOT-23 package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TLV314-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates 2.1 SC70-5 Package

This section provides Functional Safety Failure In Time (FIT) rates for SC70-5 package of TLV314-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	5
Die FIT Rate	3
Package FIT Rate	2

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 25 mW

Climate type: World-wide Table 8Package factor (lambda 3): Table 17b

Substrate Material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	BICMOS Op Amp, Comparators, Voltage Monitors	8 FIT	45°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 SOT-23 Package

This section provides Functional Safety Failure In Time (FIT) rates for the SOT-23 package of TLV314-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	4
Die FIT Rate	2
Package FIT Rate	2

The failure rate and mission profile information in Table 2-3 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 25 mW

Climate type: World-wide Table 8Package factor (lambda 3): Table 17b

Substrate Material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	BICMOS Op Amp, Comparators, Voltage Monitors	8 FIT	45°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TLV314-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Out open (HIZ)	20%
Out saturate high	25%
Out saturate low	25%
Out functional not in specification voltage or timing	30%



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TLV314-Q1 (SC70-5 and SOT-23 package). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- · Pin short-circuited to Ground (see Pin FMA for Device Pins Short-Circuited to Ground.)
- Pin open-circuited (see Pin FMA for Device Pins Open-Circuited.
- Pin short-circuited to an adjacent pin (see Pin FMA for Device Pins Short-Circuited to Adjacent Pin.)
- Pin short-circuited to supply (see Pin FMA for Device Pins Short-Circuited to Supply.)

Pin FMA for Device Pins Short-Circuited to Ground through Pin FMA for Device Pins Short-Circuited to Supply also indicate how these pin conditions can affect the device as per the failure effects classification in TI Classification of Failure Effects.

Class	Failure Effects			
A	Potential device damage that affects functionality			
В	No device damage, but loss of functionality			
С	No device damage, but performance degradation			
D	No device damage, no impact to functionality or performance			

Table 4-1. TI Classification of Failure Effects

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

Single-supply operation is used. For example, V+ = 5 V and V- = 0 V

4.1 SC70-5 Package

Figure 4-1 shows the TLV314-Q1 pin diagram for the SC70-5 package. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TLV314-Q1 data sheet.




Figure 4-1. Pin Diagram (SC70-5) Package



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes low if -IN is greater than zero volts.	В
V-	2	Normal operation, unless dual supply voltage was intended.	D
-IN	3	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes high if +IN is greater than zero volts.	С
OUT	4	May cause device to overheat.	В
V+	5	Diodes from input to V+ may turn on due to input signal and cause electrical overstress (EOS). Main supply shorted. No power to device.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	Floating input, circuit will likely not function as expected. Output may be high or low.	С
V-	2	Lowest voltage pin will drive V- pin internally via internal diode.	В
-IN	3	Floating input, circuit will likely not function as expected. Output may be high or low.	С
OUT	4	Output cannot be used by application.	С
V+	5	Highest voltage pin will drive V+ pin internally via internal diode.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Table 4 4.1 III I IIIA for Bevice I ins enout encuted to Adjudent I in				
Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	V-	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes low if -IN is greater than zero volts.	С
V-	2	-IN	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes high if +IN is greater than zero volts.	С
-IN	3	OUT	Op amp configured as unity gain buffer. Pins are not adjacent to each other.	С
OUT	4	V+	Output shorted to supply. May cause device to overheat.	В
V+	5	+IN	Input at V+ is valid input, however, desired application result is unlikely. Output goes high if -IN is less than V+. Pins are not adjacent to each other.	С

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	Input at V+ is valid input, however, desired application result is unlikely. Output goes high if -IN is less than supply.	С
V-	2	Main supply shorted to V- (GND). No power to device.	С
-IN	3	Input at V+ is valid input, however, desired application result is unlikely. Output goes low if +IN is less than supply.	С
OUT	4	May cause device to overheat.	В
V+	5	Normal operation if V+ is equal to supply.	D



4.2 SOT-23 Package

Figure 4-2 shows the TLV314-Q1 pin diagram for the SOT-23 package. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TLV314-Q1 data sheet.




Figure 4-2. Pin Diagram (SOT-23 Package)

Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT	1	May cause device to overheat	В
V-	2	Normal operation, unless dual supply voltage was intended.	D
+IN	3	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes low if -IN is greater than zero volts.	В
-IN	4	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes high if +IN is greater than zero volts.	С
V+	5	Diodes from input to V+ may turn on due to input signal and cause electrical overstress (EOS). Main supply shorted. No power to device.	В



Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT	1	Output cannot be used by application.	С
V-	2	Lowest voltage pin will drive V- pin internally via internal diode.	В
+IN	3	Floating input, circuit will likely not function as expected. Output may be high or low.	С
-IN	4	Floating input, circuit will likely not function as expected. Output may be high or low.	С
V+	5	Highest voltage pin will drive V+ pin internally via internal diode.	В

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
OUT	1	V-	Output shorted to supply. May cause device to overheat.	В
V-	2	+IN	Input at V- (GND) is valid input, however, desired application result is unlikely. Output goes low if -IN is greater than zero volts.	С
+IN	3	-IN	No damage to device, application circuit will not work. Pins not adjacent to each other.	С
-IN	4	V+	Input at V+ is valid input, however, desired application result is unlikely. Output goes low if +IN is less than V+.	С
V+	5	OUT	May cause device to overheat. Pins not adjacent to each other.	В



Table 4-9. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT	1	May cause device to overheat.	В
V-	2	Main supply shorted to V- (GND). No power to device	С
+IN	3	Input at V+ is valid input, however, desired application result is unlikely. Output goes high if other input is less than supply	С
-IN	4	Input at V+ is valid input, however, desired application result is unlikely. Output goes low if other input is less than supply	С
V+	5	Normal operation if V+ is equal to supply.	D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated