







AMC3302-Q1 SBASA84A - FEBRUARY 2021 - REVISED JULY 2021

AMC3302-Q1 Automotive High-Precision, ±50-mV Input, Reinforced Isolated Amplifier With Integrated DC/DC Converter

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to +125°C, T_A
- 3.3-V or 5-V single supply with integrated DC/DC
- ±50-mV input voltage range optimized for current measurement using shunt resistors
- Fixed gain: 41
- Low DC errors:
 - Offset voltage: ±50 μV (maximum)
 - Offset drift: ±0.5 μV/°C (maximum)
 - Gain error: ±0.2% (maximum)
 - Gain error drift: ±35 ppm/°C (maximum)
 - Nonlinearity: ±0.03% (maximum)
- High CMTI: 95 kV/µs (minimum)
- System-level diagnostic features
- Meets CISPR-11 and CISPR-25 EMI standards
- Safety-related certifications:
 - 6000-V_{PK} reinforced isolation per DIN VDE V
 - 4250-V_{RMS} isolation for 1 minute per UL1577

2 Applications

- Shunt-resistor-based current sensing in:
 - HEV/EV charging piles
 - HEV/EV on-board chargers (OBC)
 - HEV/EV DC/DC converters
 - HEV/EV traction inverters

3 Description

The AMC3302-Q1 is a precision, isolated amplifier optimized for shunt-based current measurements. The fully integrated, isolated DC/DC converter allows single-supply operation from the low-side of the device, which makes the device a unique solution for space-constrained applications. The reinforced capacitive isolation barrier is certified according to VDE V 0884-11 and UL1577 and supports a working voltage of up to 1.2 kV_{RMS}.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from hazardous voltages and damage.


The input of the AMC3302-Q1 is optimized for direct connection to a low-impedance shunt resistor or another low-impedance voltage source with low signal levels. The excellent DC accuracy and low temperature drift supports accurate current measurements in the temperature range from -40°C to +125°C.

The integrated DC/DC converter fault-detection and diagnostic output pin of the AMC3302-Q1 simplify system-level design and diagnostics.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC3302-Q1	SOIC (16)	10.30 mm × 7.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features	1	7.2 Functional Block Diagram	18
2 Applications	1	7.3 Feature Description	19
3 Description	1	7.4 Device Functional Modes	21
4 Revision History	<mark>2</mark>	8 Application and Implementation	. 22
5 Pin Configuration and Functions		8.1 Application Information	
6 Specifications		8.2 Typical Application	
6.1 Absolute Maximum Ratings		8.3 What to Do and What Not to Do	. 25
6.2 ESD Ratings	4	9 Power Supply Recommendations	26
6.3 Recommended Operating Conditions		10 Layout	28
6.4 Thermal Information	<mark>5</mark>	10.1 Layout Guidelines	
6.5 Power Ratings	<mark>5</mark>	10.2 Layout Example	. 28
6.6 Insulation Specifications	6	11 Device and Documentation Support	29
6.7 Safety-Related Certifications		11.1 Documentation Support	. 29
6.8 Safety Limiting Values	7	11.2 Receiving Notification of Documentation Updates.	. 29
6.9 Electrical Characteristics		11.3 Support Resources	. 29
6.10 Switching Characteristics	<mark>9</mark>	11.4 Trademarks	
6.11 Timing Diagram		11.5 Electrostatic Discharge Caution	29
6.12 Insulation Characteristics Curves	11	11.6 Glossary	
6.13 Typical Characteristics	12	12 Mechanical, Packaging, and Orderable	
7 Detailed Description		Information	. 29
7.1 Overview			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (February 2021) to Revision A (July 2021)	Page
•	Changed High CMTI value from 85 kV/µs to 95 kV/µs in Features section	1
•	Changed LDO_OUT pin description in Pin Functions table to include that no external load is allowed on	the
	LDO_OUT pin	3
•	Changed overvoltage category for rated mains voltage ≤ 600 V from I-IV to I-III and for rated mains volt	age
	≤1000 V from I-III to I-II	6
•	Changed C _{IO} from ~3.5 pF to ~4.5 pF	6
•	Changed output bandwidth (BW) minimum value from 300 kHz to 290 kHz	<mark>8</mark>
•	Changed CMTI limits from 85 kV/µs (min), 135 kV/µs (typ) to 95 kV/µs (min), 155 kV/µs (typ)	<mark>8</mark>
•	Added discussion of high-side and low-side LDO to What to Do and What Not to Do section	25
•	Added information on reducing radiated emission to Power Supply Recommendations section, changed	Ł
	Decoupling the AMC3302-Q1 figure and Recommended External Components table	26
•	Added ferrite beads to Recommended Layout of the AMC3302-Q1 figure	28



5 Pin Configuration and Functions




Figure 5-1. DWE Package, 16-Pin SOIC, Top View

Table 5-1. Pin Functions

	PIN	TVDE	DESCRIPTION	
NO.	NAME	TYPE	DESCRIPTION	
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin.(1)	
2	DCDC_HGND	High-side power ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.	
3	HLDO_IN	Power	Input of the high-side LDO; connect this pin to the DCDC_OUT pin ⁽¹⁾	
4	NC	_	No internal connection; connect this pin to HGND or leave this pin unconnected.	
5	HLDO_OUT	Power	Power Output of the high-side LDO. ⁽¹⁾	
6	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. ⁽²⁾	
7	7 INN Analog input Inverting analog input. Either INP or INN must have a DC current path to HGND the common-mode input voltage. (2)		Inverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. (2)	
8	HGND	High-side signal ground	High-side analog ground; connect this pin to the DCDC_HGND pin.	
9	GND	Low-side signal ground	Low-side analog ground; connect this pin to the DCDC_GND pin.	
10	OUTN	Analog output	Inverting analog output.	
11	OUTP	Analog output	Noninverting analog output.	
12	VDD	Low-side power	Low-side power supply. ⁽¹⁾	
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. The output of the LDO must not be loaded by external circuitry. ⁽¹⁾	
14	DIAG	Digital output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.	
15	DCDC_GND	Low-side power ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.	
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin. ⁽¹⁾	

⁽¹⁾ See the Power Supply Recommendations section for power-supply decoupling recommendations.

⁽²⁾ See the Layout section for details.



6 Specifications

6.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	6.5	V
Analog input voltage	INP, INN	HGND – 6	V _{HLDO_OUT} + 0.5	V
Analog output voltage	OUTP, OUTN	GND – 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND – 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tomporaturo	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	-65	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM MA	X UNIT
POWER	SUPPLY		_		
VDD	Low-side power supply	VDD to GND	3	3.3 5	5 V
ANALOG	INPUT				
V _{Clipping}	Differential input voltage before clipping output	$V_{IN} = V_{INP} - V_{INN}$		±64	mV
V_{FSR}	Specified linear differential full-scale voltage	$V_{IN} = V_{INP} - V_{INN}$	-50	5	0 mV
	Absolute common-mode input voltage (1)	(V _{INP} + V _{INN}) / 2 to HGND	-2	V _{HLDO_OL}	T V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to HGND	-0.032		1 V
TEMPER	ATURE RANGE				
T _A	Specified ambient temperature		-40	12	5 °C

⁽¹⁾ Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



6.4 Thermal Information

		AMC3302-Q1	
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	DWE (SOIC)	UNIT
		16 PINS	-
R _{θJA}	Junction-to-ambient thermal resistance	73.5	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
Y _{JT}	Junction-to-top characterization parameter	16.7	°C/W
Y_{JB}	Junction-to-board characterization parameter	42.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pn	Maximum power dissipation	VDD = 5.5 V			231	mW
FD	iviaximum power dissipation	VDD = 3.6 V			151	IIIVV



6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL .			
CLR	External clearance (1)	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage (1)	Shortest pin-to-pin distance across the package surface	≥ 8	mm
D.T.I	Distance through the insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	
DTI		Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	— μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	I-III	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN VDE	V 0884-11 (VDE V 0884-11): 2017-01	2)		
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage (bipolar)	1700	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1200	V _{RMS}
		At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	6000	V _{PK}
		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	7200	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-µs waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 \ V_{PK} \ (qualification)$	6250	V _{PK}
	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroup 2 / 3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}, V_{pd(m)} = 1.2 \times V_{IORM}, t_{m} = 10 \text{ s}$	≤ 5	
q _{pd}		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}, V_{pd(m)} = 1.6 \times V_{IORM}, t_{im} = 10 \text{ s}$	≤ 5	pC
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{\text{Ini}} = V_{\text{IOTM}}, t_{\text{ini}} = 1 \text{ s, } V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}, t_{\text{m}} = 1 \text{ s}$	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~4.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
₹ _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	input to output	V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
JL1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 4250 \ V_{RMS} $ or $6000 \ V_{DC}$, $t = 60 $ s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1 $ s $(100\% $ production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings must be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

6.8 Safety Limiting Values

Safety limiting ⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	A
		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = 73.5^{\circ}C/W, T_{J} = 150^{\circ}C,$ $T_{A} = 25^{\circ}C$			1700	mW
T _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature. T_A.

limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature.

 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum low-side voltage.



6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}C$ to +125°C, VDD = 3.0 V to 5.5 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at $T_A = 25^{\circ}C$, and VDD = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT					
R _{IN}	Single-ended input resistance	INN = HGND		4.75		
R _{IND}	Differential input resistance			4.9		kΩ
I _{IB}	Input bias current	INP = INN = HGND; $I_{IB} = (I_{IBP} + I_{IBN}) / 2$	-48.5 -36 -28		-28.5	μΑ
I _{IO}	Input offset current	I _{IO} = I _{IBP} – I _{IBN} ; INP = INN = HGND		±10		nA
C _{IN}	Single-ended input capacitance	INN = HGND, f _{IN} = 275 kHz		4		pF
C _{IND}	Differential input capacitance	f _{IN} = 275 kHz		2		pF
ANALOG	ОИТРИТ				'	
	Nominal gain			41		V/V
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V _{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $ V_{IN} = V_{INP} - V_{INN} > V_{Clipping}$	-2.52	±2.49	2.52	V
V _{Failsafe}	Failsafe differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $V_{DCDC_OUT} \le V_{DCDCUV}, \text{ or }$ $V_{HLDO_OUT} \le V_{HLDOUV}$	-2.63	-2.63 -2.57 -2		V
BW	Output bandwidth		290	340		kHz
R _{OUT}	Output resistance	On OUTP or OUTN	0.2			Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INP = INN = HGND, outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity	HGND – GND = 2 kV	95	155		kV/µs
ACCURA	CY					
V _{OS}	Input offset voltage ⁽¹⁾ (2)	T _A = 25°C, INP = INN = HGND	-50	±15	50	μV
TCV _{OS}	Input offset drift (1) (2) (4)		-0.5	±0.1	0.5	uV/°C
E _G	Gain error ⁽¹⁾	T _A = 25°C	-0.2%	±0.04%	0.2%	
TCE _G	Gain error drift ^{(1) (5)}		-35	±10	35	ppm/°
	Nonlinearity (1)		-0.03%	±0.002%	0.03%	
SNR	Signal-to-noise ratio	$V_{IN} = 0.1 V_{PP}, f_{IN} = 1 \text{ kHz, BW} = 10 \text{ kHz, } 10 \text{ kHz filter}$	77 81			dB
SINIX	Signal-to-noise ratio	V_{IN} = 0.1 V_{PP} , f_{IN} = 10 kHz, BW = 100 kHz, 1 MHz filter		70		uв
THD	Total harmonic distortion ⁽³⁾	V _{IN} = 0.1 Vpp, f _{IN} = 10 kHz, BW = 100 kHz	-85			dB
	Output noise	INP = INN = HGND, f _{IN} = 0 Hz, BW = 100 kHz		340		μV _{RM}
CMRR	Common-mode rejection ratio	f _{IN} = 0 Hz, V _{CM min} ≤ V _{CM} ≤V _{CM max}	-101			dB
	Gommon-mode rejection ratio	f _{IN} = 10 kHz, V _{CM min} ≤ V _{CM} ≤V _{CM max}	-101			
		VDD from 3.0 V to 5.5 V, at dc, input referred	-120			
PSRR	Power-supply rejection ratio	INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred	-108			dB

6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD = 3.0 V to 5.5 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at $T_A = 25^{\circ}\text{C}$, and VDD = 3.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY					
IDD	Low side supply current	no external load on HLDO		27.5	40	mA
טטו	Low-side supply current	1 mA external load on HLDO		29.5	42	MA
VDD	VDD analog undervoltage detection	VDD rising			2.9	V
VDD_{UV}	threshold	VDD falling			2.8	V
VDD _{POR}	VDD digital recet threehold	VDD rising			2.5	V
	VDD digital reset threshold	VDD falling			2.4	V
V _{DCDC_OUT}	DCDC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V
V _{DCDCUV}	DCDC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V
V _{HLDO_OUT}	High-side LDO output voltage	HLDO to HGND, up to 1 mA external load	3	3.2	3.4	V
V _{HLDOUV}	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V
I _H	High-side supply current for auxiliary circuitry	Load connected from HLDO_OUT to HGND, non-switching			1	mA
t _{AS}	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.9	1.4	ms

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitues of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation: TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation: $TCE_G(ppm) = (Value_{MAX} Value_{MIN}) / (Value_{(T=25\%)} \times TempRange) \times 10^6$

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.3		μs
t _f	Output signal fall time			1.3		μs
	V _{INx} to V _{OUTx} signal delay (50% – 10%)	Unfiltered output		1.2	1.5	μs
	V _{INx} to V _{OUTx} signal delay (50% – 50%)	Unfiltered output		1.6	2.1	μs
	V _{INx} to V _{OUTx} signal delay (50% – 90%)	Unfiltered output		2.3	3	μs



6.11 Timing Diagram





Figure 6-1. Rise, Fall, and Delay Time Waveforms

6.12 Insulation Characteristics Curves







Figure 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE

Figure 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE




 T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1200 V_{RMS} , operating lifetime = 76 years

Figure 6-4. Reinforced Isolation Capacitor Lifetime Projection




6.13 Typical Characteristics

at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



at VDD = 3.3 V, INP = -50 mV to +50 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






7 Detailed Description

7.1 Overview

The AMC3302-Q1 is a fully differential, precision, isolated amplifier with an integrated DC/DC converter that can supply the device from a single 3.3-V or 5-V voltage supply on the low-side. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the highside from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins that is proportional to the input signal.

The signal path is isolated by a double capacitive silicon dioxide (SiO₂) insuation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The differential amplifier input stage of the AMC3302-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of R_{IND}. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Data Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltages V_{INP} or V_{INN} exceed the range specified in the *Absolute Maximum Ratings* table, the input current must be limited to the absolute maximum value, because the device input electrostatic discharge (ESD) diodes turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains within linear full-scale range (V_{ESR}) and within the common-mode input voltage range (V_{CM}) as specified in the *Recommended Operating Conditions* table.

7.3.2 Data Isolation Channel Signal Transmission

The AMC3302-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-1, to transmit the modulator output bitstream across the capacitive SiO₂-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC3302-Q1 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and produces the output. The AMC3302-Q1 transmission (TX) channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-1. OOK-Based Modulation Scheme

7.3.3 Analog Output

The AMC3302-Q1 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP} - V_{INN}$) in the range from -50 mV to 50 mV, the device provides a linear response with a nominal gain of 41. For example, for a differential input voltage of 50 mV, the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2.05 V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For absolute differential input voltages greater than 50 mV but less than 64 mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in Figure 7-2, if the differential input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Output Behavior of the AMC3302-Q1

The AMC3302-Q1 provides a failsafe output that simplifies diagnostics on system level. Figure 7-2 shows the failsafe mode, in which the AMC3302-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The failsafe output is active in two cases:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side)
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds (brown-out)

Use the maximum V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for the failsafe detection on the system level.

7.3.4 Isolated DC/DC Converter

The AMC3302-Q1 offers a fully integrated isolated DC/DC converter that includes following components illustrated in the *Functional Block Diagram*:

- Low-dropout regulator (LDO) on the low-side side to stabilize the supply voltage VDD that drives the low-side
 of the converter. This circuit does not output a constant voltage and is not intended for driving any external
 load.
- Low-side full-bridge inverter and drivers.
- · Laminate-based, air-core transformer for high immunity to magnetic fields.
- High-side full-bridge rectifier.
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path.

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronized to the operation of the $\Delta\Sigma$ modulator to minimize the interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3302-Q1 and can source up to I_H of additional DC current for an optional auxiliary circuit such as an active filter, preamplifier, or comparator. I_H is specified in the *Electrical Characteristics* table as a DC, non-switching current.

7.3.5 Diagnostic Output

As shown in Figure 7-3, the open-drain DIAG pin can be monitored to confirm the device is operational and the output voltage is valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. During normal operation, the DIAG pin is in high-impedance (Hi-Z) state and is pulled high through an external pullup resistor. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side). In this case, the amplifier outputs are driven to the V_{FAILSAFE} value, see Figure 7-2.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds (brown-out). In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to V_{FAILSAFE} value, see Figure 7-2.




Figure 7-3. DIAG Output Under Different Operating Conditions

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pullup resistor or leave open if not used.

7.4 Device Functional Modes

The AMC3302-Q1 is operational when the power supply VDD is applied, as specified in the *Recommended Operating Conditions* table.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The low analog input voltage range, excellent accuracy, and low temperature drift make the AMC3302-Q1 a high-performance solution for automotive applications where shunt-based current sensing in the presence of high common-mode voltage levels is required.

8.2 Typical Application

The AMC3302-Q1 is ideally suited for shunt-based, current-sensing applications where accurate current monitoring is required in the presence of high common-mode voltages. The AMC3302-Q1 integrates an isolated power supply for the high-voltage side and therefore makes the device particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

Figure 8-1 shows a simplified schematic using the AMC3302-Q1 to measure the output current of a PFC stage of an onboard charger (OBC). At this location in the system, there is no supply readily available for powering the high-side of the isolated amplifier. The integrated isolated power supply solves this problem and, together with its bipolar input voltage range, makes the AMC3302-Q1 ideally suited for bidirectional current sensing. In this example, the AC line-voltage is sensed by the AMC3330-Q1 on the grid-side where there is also no suitable supply available for powering the high-side of the isolated amplifier. The integrated power supply, high input impedance, and bipolar input voltage range of the AMC3330-Q1 makes the device ideally suited for AC voltage-sensing applications.




Figure 8-1. The AMC3302-Q1 in an OBC Application

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	VALUE		
Supply voltage	3.3 V or 5 V		
Voltage drop across the shunt for a linear response (V _{SHUNT})	±50 mV (maximum)		

8.2.2 Detailed Design Procedure

The AMC3302-Q1 requires a single 3.3-V or 5-V supply on its low side. The high-side supply is internally generated by an integrated DC/DC converter, as explained in the *Isolated DC/DC Converter* section.

The ground reference (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input (INN) of the AMC3302-Q1. If a four-pin shunt is used, the inputs of the device are connected to the inner leads and HGND is connected to one of the outer leads. To minimize offset and improve accuracy, set the ground connection to a separate trace that connects directly to the shunt resistor rather than shorting HGND to INN directly at the input to the device. See the *Layout* section for more details.

8.2.2.1 Shunt Resistor Sizing

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{SHUNT} = I \times RSHUNT$.

Consider the following two restrictions to choose the proper value of the shunt resistor, RSHUNT:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: |V_{SHUNT}| ≤ |V_{FSR}|
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes
 a clipping output: |V_{SHUNT}| ≤ |V_{Clipping}|

8.2.2.2 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the $\Delta\Sigma$ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- · The impedances measured from the analog inputs are equal

For most applications the structure shown in Figure 8-2 achieves excellent performance.




Figure 8-2. Differential Input Filter

8.2.2.3 Differential to Single-Ended Output Conversion

Figure 8-3 shows an example of a TLV313-Q1-based signal conversion and filter circuit for systems using single-ended-input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system. For most applications, R1 = R2 = R3 = R4 = 3.3 k Ω and C1 = C2 = 330 pF yields good performance.




Figure 8-3. Connecting the AMC3302-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of successive-approximation-register (SAR) ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide, available for download at www.ti.com.

8.2.3 Application Curve

One important aspect of power-stage design is the effective detection of an overcurrent condition to protect the switching devices and passive components from damage. To power off the system quickly in the event of an overcurrent condition, a low delay caused by the isolated amplifier is required. Step Response of the AMC3302-Q1 shows the typical fullscale step response of the AMC3302-Q1.




Figure 8-4. Step Response of the AMC3302-Q1



8.3 What to Do and What Not to Do

Do not leave the analog inputs INP and INN of the AMC3302-Q1 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage, leaving the output of the device undetermined.

Connect the negative input (INN) to the high-side ground (HGND), either by a hard short or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Do not exceed the input common-mode range specified in the *Recommended Operating Conditions* table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting AGND to INN directly at the input to the device. See the *Layout* section for more details.

The high-side LDO can source a limited amount of current (I_H) to power external circuitry. Take care not to overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the LDO_OUT pin.

9 Power Supply Recommendations

The AMC3302-Q1 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V or 5 V. TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in Figure 9-1) placed as close as possible to the VDD pin, followed by a 1-µF capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1- μ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC OUT and DCDC HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3302-Q1, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection instead of shorting HGND to INN directly at the device input. The high-side DC/DC ground terminal (DCDC HGND) is shorted to HGND directly at the device pins.

As shown in Figure 9-1, TI recommends placing ferrite beads in the INP, INN, and HGND signal lines for best EMI performance. For more information on reducing radiated emissions and guidelines for component selection, see the *Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI* application note available for download at www.ti.com




Figure 9-1. Decoupling the AMC3302-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

Table 9-1 lists components suitable for use with the AMC3302-Q1. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3302-Q1.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Table 9-1. Recommended External Components

	14510 0 111	teconinienaea Externar o	omponomo	
	DESCRIPTION	PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
Co	1 IIF ± 10%, X/K, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
<u></u>	1 L 100/ YZD 25 V	12063C105KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
C9	1 μF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
DC/DC CONV	ERTER			
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 μF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO		-	1	,
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
O.F.	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA ⁽¹⁾	TDK	1206, 3.2 mm x 1.6 mm
C5	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
00	1 nF ± 10%, X7R, 50 V	12065C102KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
C6		C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
FERRITE BEA	ADS	1	1	1
		74269244182	Wurth Elektronik	0402, 1.0 mm x 0.5 mm
FB1, FB2, FB3	Ferrite bead ⁽²⁾	BLM15HD182SH1	Murata	0402, 1.0 mm x 0.5 mm
. 50		BKH1005LM182-T	Taiyo Yuden	0402, 1.0 mm x 0.5 mm

⁽¹⁾ (2)

Component used for parametric validation. No ferrite beads used for parametric validation.



10 Layout

10.1 Layout Guidelines

Figure 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC3302-Q1 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC3302-Q1 and keep the layout of both connections symmetrical.

To avoid errors in the measurement caused by the input bias currents of the AMC3302-Q1, connect the high-side ground pin (HGND) to the IIN-side of the shunt resistor. Use a separate trace in the layout to make this connection to maintain equal currents in the IIN and INP traces.

10.2 Layout Example




Figure 10-1. Recommended Layout of the AMC3302-Q1

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Isolation Glossary* application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, AMC3330-Q1 Precision, ±1-V Input, Reinforced Isolated Amplifier data sheet
- Texas Instruments, TLVx313-Q1 Low-Power, Rail-to-Rail In/Out, 750-μV Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference quide
- · Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool
- Texas Instruments, Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC3302QDWERQ1	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3302Q
AMC3302QDWERQ1.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3302Q
AMC3302QDWERQ1.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3302Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC3302-Q1:

Catalog: AMC3302

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Jun-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	AMC3302QDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 11-Jul-2021




*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3302QDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated