

TI Designs: TIDA-01385

フォルト・インジケータ用の、スーパークリヤパシタ付き変流器からの環境発電のリファレンス・デザイン



概要

TIDA-01385デザインでは、フォルト・インジケータのシステム負荷を変流器からの環境発電で賄い、同時に余分の電力を2.7Vのスーパークリヤパシタに保存する回路を紹介します。電力網に障害が発生した後のフォルト・インジケータの動作時間を延ばすため、Li/SOCl₂の1次バッテリをバックアップ電源として使用します。入力電流が3mA～2Aのとき、このTI Designは変流器が接続されてから2秒以内に、安定した3.6Vをシステム負荷へ供給します。

リソース

TIDA-01385	デザイン・フォルダ
TPS61021A	プロダクト・フォルダ
TLV3492	プロダクト・フォルダ
ATL431A	プロダクト・フォルダ
CSD13202Q2	プロダクト・フォルダ
CSD25310Q2	プロダクト・フォルダ
TIDA-00998	デザイン・フォルダ




E2Eエキスパートに質問

特長

- 変流器からエネルギーを抽出
- 余分のエネルギーでスーパークリヤパシタを自動的に充電
- 2秒以内に安定した出力電圧を供給
- スーパークリヤパシタの完全充電保護
- 超低入力の昇圧コンバータにより、スーパークリヤパシタに格納されているエネルギーを最大限に使用

アプリケーション

- フォルト・インジケータ



使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE(重要な注意事項)をご参照くださいますようお願いいたします。英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

1 System Description

A fault indicator is a device used in electric power distribution networks to detect and indicate fault conditions. The fault indicators reduce operating costs and service interruptions by providing information on the section of the network that has failed. To quickly identify the fault type and location, the latest fault indicator is required to record the operating data of the power networks, which is sent to the data concentrator with low-power wireless communication when necessary.

The power supply for the fault indicator is an energy harvesting device with the primary battery as backup. The energy harvesting devices could be the current transformer (CT) or solar cell. Because the energy from a CT varies with the current through the power lines or from solar cell changes with sunlight condition, an energy buffer such as a supercapacitor or rechargeable battery is required to provide stable power supply. The primary battery should be long shelf life (>10 year) lithium or lithium-ion based cells, such as a Li/SOCl₂ battery, considering the long lifetime of the fault indicator.

This reference design introduces a circuit to harvest energy from a CT to charge a supercapacitor and provide stable power for the system load. The backup primary battery is the Li/SOCl₂. For another reference design about energy harvesting in this application field, see the [TIDA-00998](#) design.

1.1 Key System Specifications

[表 1](#) summarizes the key specifications for the TIDA-01385 design. The supercapacitor capacity can be selected based on real requirement without impacting the performance of the reference design.

表 1. Key System Specifications

PARAMETER	DESCRIPTION
CT input current	CT secondary peak current range of 3 mA to 2 A
Supercapacitor backup time	100 seconds with a 10-F capacitance and 50-mA load current
Output voltage	3.6 V when powered from the CT and supercapacitor
	3 to 3.3 V when powered from the primary battery
Output voltage startup time	2 seconds (typical)


2 System Overview

2.1 Block Diagram

The block diagram of the TIDA-01385 is shown in [図 1](#). The power input is from the secondary side of the CT. The maximum input current of the CT should be lower than 2 A. The minimum input current depends on the system load requirement. Normally it should be higher than 3 mA.

The function of the each block is as follows:

- The AC to DC is a full-bridge rectifier, transferring the AC input current into DC current.
- The overcharge protection circuit shorts the current from the CT to ground when the supercapacitor is fully charged. The circuit becomes inactive and the current charges the supercapacitor again if the supercapacitor voltage is lower than a voltage threshold.
- The supercapacitor charging circuit charges the supercapacitor only when the input voltage is higher than 1.6 V, which is high enough for the operation of the TPS61021A. So all the energy from the CT can be used for the system load even if the supercapacitor voltage is zero.
- The supercapacitor monitor circuit controls the protection circuit to prevent the supercapacitor from overcharge.
- The boost converter TPS61021A boosts the low input voltage to 3.6 V for the system load. The 3.6-V voltage can prevent the battery from discharge during normal operating condition.
- The battery is a Li/SOCl₂ battery and connected to a 3.6-V power rail through a Schottky diode in series. The battery can support system load when the power grid fails and the supercapacitor is out of charge.



Copyright © 2017, Texas Instruments Incorporated

図 1. Block Diagram of TIDA-01385

2.2 Highlighted Products

The reference design features the TPS61021A, TLV3492, ATL431, CSD13202Q2, and CSD25310Q2. The following subsections briefly summarize the key performance of each device. To find more details about each device, see their respective datasheets at TI.com.

2.2.1 TPS61021A

The TPS61021A is an ultra-low input voltage device. The device can operate with an input voltage between 0.5 and 4.4 V after it finishes startup from a 0.9-V input voltage. The wide input voltage range makes it suitable in the application that is powered by the signal-cell supercapacitor. Other key features of this device include:

- 17- μ A typical quiescent current
- PFM operation mode at light load
- Output overvoltage protection
- Output short-circuit protection
- 2-mm×2-mm WSON package
- True disconnection between input and output during shutdown

2.2.2 TLV3492

The TLV3492 is a 1.8-V, nano-power, dual push-pull comparator. The small power consumption helps to minimize the power loss of the reference design. The push-pull output can reduce the external components to drive the MOSFET. Other key features of this device include:

- Very low supply current: 0.8 μ A (typical)
- Input common-mode range: 200-mV beyond supply rails
- Supply voltage: 1.8 to 5.5 V
- High speed: 6 μ s
- Push-pull CMOS output stage

2.2.3 ATL431

The ATL431 is an adjustable, three-terminal shunt regulator with low quiescent current. The device is offered in two grades, with initial tolerances (at 25°C) of 0.5%, 1%, for the B and A grade, respectively. The reference design selects the grade device ATL431A. Other key features of this device include:

- Adjustable regulated output: 2.5 to 36 V
- Very-low operating current
- Internally compensated for stability
- Extended cathode current range: 35 μ A to 100 mA

2.2.4 CSD13202Q2 and CSD25310Q2

The CSD13202Q2 is a 12-V N-Channel power MOSFET. Its continue drain current is up to 14 A. Its gate-to-source threshold voltage is typically 0.8 V and the drain-to-source on-resistance is only 9.1 mR at a 2.5-V driving voltage.

The CSD25310Q2 is a 20-V P-Channel power MOSFET. The gate-to-source threshold voltage of this device is typically 0.85 V. The drain-to-source on-resistance is 27 mR at a 2.5-V driving voltage. The device has low thermal resistance and up to 150°C maximum operating junction temperature.


2.3 System Design Theory

The entire schematic of the TIDA-01385 can be found in the [TIDA-01385](#) design folder. The following subsections explain the behavior of each subcircuit.

2.3.1 Rectifier and Overcharge Protection

The circuit shown in [図 2](#) is used for rectifying the AC to input DC voltage and protecting the supercapacitor from overcharge. The full-bridge rectifier is composed of four Schottky diodes. The current capability of the Schottky diodes should be higher than maximum input current, which is 2 A in this reference design. The maximum voltage rating of diode must be higher than 5 V.

The N-type MOSFET Q2 is used to protect the supercapacitor from overcharging. When supercapacitor voltage is lower than setting limit 2.6 V, the Q2 opens, so the current flows through the D2 to power the system load and charge the supercapacitor. After the supercapacitor voltage reach 2.6 V, the Q2 turns on to short the input current into ground. When the supercapacitor is discharged to a setting value of 2.4 V by the load, Q2 opens again.



Copyright © 2017, Texas Instruments Incorporated

図 2. Rectifier and Overcharge Protection


2.3.2 Supercapacitor Charging

The supercapacitor charging circuit is shown in [図 3](#). The function of the circuit is limiting the charging current according to the input voltage VIN+. The minimum voltage to charge the supercapacitor is defined by [式 1](#):

$$V_{IN+MIN} = V_{GS_th} + 2 \times V_D \quad (1)$$

Where:

- V_{GS_th} is the gate-to-source threshold voltage of the P-FET Q1
- V_D is the forward voltage of the D5 and D8



Copyright © 2017, Texas Instruments Incorporated


図 3. Schematic of Supercapacitor Charging Circuit

V_{GS_th} increases with the current flowing through the MOSFET channel (I_{DS}). V_{GS_th} is 0.8 V when the P-FET starts to conduct and is approximately 1.3 V when I_{DS} is 2 A. V_D also increases with the forward current. V_D is approximately 0.4 V if several microamps flow through it. Therefore, the minimum voltage to charge the supercapacitor V_{IN+MIN} is 1.6 V. No current flows through Q1 if VIN+ is lower than 1.6 V.

When input current is 2 A, V_{GS_th} will be approximately 1.3 V, so the VIN+ is 2.1 V even the supercapacitor is 0 V. The power loss in Q1 could reach 4 W at this condition. In the PCB layout, make sure the junction temperature of Q1 is not higher than 150°C for this short period.

2.3.3 Boost Converter Solution

The schematic of the boost converter solution TPS61021A is shown in 図 4. Most of the external components are selected based on the suggestion in the datasheet. The feed-forward capacitor C10 can help to extend the startup time of the boost converter. Long startup time reduces the inrush input current. This helps the reference design start up easily when the input current from the CT is weak. However, the feed-forward capacitor impacts the stability of the TPS61021A, so the system load current should be not higher than 50 mA.



Copyright © 2017, Texas Instruments Incorporated


図 4. Schematic of Boost Converter Solution

The P-type MOSFET Q3 and NPN transistor Q4 in 図 4 closes only when the output voltage of the TPS61021A is higher than 3.3 V. This function is designed to prevent the system loads from operating at a low-voltage condition. Some system loads may consume large current when the voltage is closed to their minimum operating voltage. The large current requirement could cause the startup of the circuit to fail if the input current of the CT is weak. Depending on the performance in real applications, this function can be removed.

The 3.6-V primary battery is connected VOUT rail through a Schottky diode. No current flows out of the battery when the boost converter is working. After the power lines fail and the supercapacitor is out of charge, the Schottky diode starts to conduct and maintain the VOUT voltage at 3.3 V to about 3 V, which is related to the load condition. The Schottky diode can be replaced by a power multiplexer such as TPS211xA family devices for better performance. See Section 3.2 of the [TIDA-00998 design guide](#) for more information (TIDUCL5).

2.3.4 Supercapacitor Protection Circuit

図 5 shows the schematic for the supercapacitor protection and system load starting voltage. U3 is a shunt regulator with low quiescent current that provides a 2.5-V reference voltage. U1A is used to drive the Q2 and control the supercapacitor voltage. U1B is used to control the voltage to turn on Q3.



Copyright © 2017, Texas Instruments Incorporated

図 5. Schematic of Supercapacitor Protection Circuit

The overcharge protection voltage is set by 式 2, and the recharging voltage is set by 式 3:

$$V_{SUP_OV} = 2.5 \times \frac{R_7}{R_4 + R_7} \times \frac{R_6 + R_{10}}{R_6} \quad (2)$$

$$V_{SUP_OV} = \left(2.5 \times \frac{R_7}{R_4 + R_7} - 3.6 \times \frac{R_{10}}{R_6 + R_{10}} \right) \times \frac{R_6 + R_{10}}{R_6} \quad (3)$$

In the U1B circuit of 図 5, R15 is added to make sure the positive input voltage is lower than the negative input voltage at the beginning of V_3.6 startup. As defined by 式 4 and 式 5, U1B outputs high voltage if the V_3.6 voltage is higher than V_3.6_H; U1B outputs low voltage if the V_3.6 voltage is lower than V_3.6_L.

$$V_{3.6_H} = 2.5 \times \left(\frac{R_{15} \times R_{16}}{R_{15} + R_{16}} + R_{14} \right) \div \frac{R_{15} \times R_{16}}{R_{15} + R_{16}} \quad (4)$$

$$V_{3.6_L} = 2.5 \times \left(\frac{R_{14} \times R_{16}}{R_{14} + R_{16}} + R_{15} \right) \div R_{15} \quad (5)$$

3 Getting Started Hardware

The functions of the connectors are described in [表 2](#).

表 2. Function of Connectors

CONNECTORS	DESCRIPTION
J1	Input voltage of the boost converter and the supercapacitor charging circuit
J2	Supercapacitor voltage
J3, J4	CT input
J5, J8	Ground of the supercapacitor
J6	Primary battery
J7	Reference design output

To demonstrate the energy harvest and the supercapacitor charging circuit function, the primary battery is not attached during the following bench test. Connect J3 and J4 to the secondary side of the CT or simulation current source. Connect the J7 and J8 to the system load. The circuit starts to operate if there is current flowing into J3 and J4.

4 Testing and Results

4.1 Startup With Supercapacitor Out of Charge

Using a DC current source to simulate the CT and the rectifier, the startup waveform is shown in [図 6](#) when the average input current is 3 mA. The supercapacitor voltage is zero, so the reference design is powered by the energy from the CT. The TPS61021 starts operating when the VIN+ reaches 0.9 V. The output voltage of the TPS61021A V_3.6 ramps up to 3.6 V within one second. The Q3 closes as V_3.6 reaches 3.3 V, so the VOUT ramps up to 3.3 V quickly and then follows the V_3.6. At the beginning, VOUT rushes to 1 V for a short period because Q3 conducts when the power for the comparator is not ready. After VOUT is stable at 3.6 V, VIN+ also becomes stable at approximately 1.6 V. This voltage is the minimum amount to charge the supercapacitor.




図 6. Startup With 3-mA Input Current and 4-k Ω Load

4.2 Supercapacitor Overvoltage Protection

The supercapacitor overcharge voltage and the recover voltage can be simply measured by removing the supercapacitor or applying a large charging and discharging current to the reference design. When the supercapacitor is removed and the input current is 3 mA, the stable waveform is shown in [図 7](#). The supercapacitor stops charging when the VSUP reaches 2.6 V. The VSUP starts charging again when the voltage falls below 2.4 V. The VOUT keeps stable during this period.




図 7. Overcharge Protection Measurement With 3-mA Input Current

At a 2-A input current condition, the operating waveform is shown in **図 8**. The VSUP slowly drop down to 2.4 V by the 50-mA load, then the 10-F supercapacitor starts charging. The VSUP ramps up quickly because of the large input current. When VSUP reaches 2.6 V, the supercapacitor stops charging. As a result, VSUP decreases toward 2.4 V again. VOUT keeps stable during this period.




図 8. Overcharge Protection Measurement With 2-A Input Current

4.3 Supercapacitor Charging and Discharging

図 9 shows the waveform that supercapacitor voltage ramps from 0 to 2.6 V with a 500-mA input current. The supercapacitor voltage stops charging if the voltage reaches 2.6 V. The output voltage keeps stable during the charging period.




図 9. Supercapacitor Charging With 500-mA Input Current

図 10 shows the discharge waveform of the supercapacitor by a 50-mA load at the VOUT after the CT input is removed. The minimum supercapacitor voltage is 0.8 V, at which condition VOUT becomes out of regulation.




図 10. Supercapacitor Discharge Waveform With 50-mA Load

5 Design Files

5.1 Schematics

To download the schematics, see the design files at [TIDA-01385](#).

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01385](#).

5.3 Layout Prints

To download the layer plots, see the design files at [TIDA-01385](#).

5.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01385](#).

5.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01385](#).

5.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01385](#).

6 Related Documentation

This design guide did not use any related documentation.

6.1 商標

All trademarks are the property of their respective owners.

7 About the Author

JASPER LI is a power application engineer for the Texas Instruments Boost Converter Solution Group. In this role, he supports worldwide customers, writes application notes, and develops reference designs. Since 2013 his focus has been on ultra-low-power applications. Jasper received his master's degree in power electronics in 2013 at Zhejiang University in China.

TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任をお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的での、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または默示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものではありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、あるいはTIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的かにかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、統発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する默示の保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁護または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際的、直接的、特別、付随的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知られていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかつたために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(<http://www.ti.com/sc/docs/stdterms.htm>)、評価モジュール、およびサンプル(<http://www.ti.com/sc/docs/samptersms.htm>)についてのTIの標準条項が含まれますが、これらに限られません。