


BQ2022A













JAJSNC1F - SEPTEMBER 2006 - REVISED JANUARY 2022

BQ2022A 1K ビット・シリアル EPROM、SDQ インターフェイス搭載

1 特長

- ユーザー設定可能な構成データを 1024 ビット One-Time Programmable (OTP) EPROM に保存
- 工場出荷時設定の固有の 64 ビット ID 番号
- 基板の配線を削減するシングルワイヤ・インターフェイ
- ホスト割り込みのオーバーヘッドを低減する同期通信
- データ・ピンは 15kV IEC 61000-4-2 ESD に準拠
- スタンバイ電力不要
- 3ピン SOT-23 および TO-92 パッケージで供給

2 アプリケーション

- セキュリティ・エンコード機能
- 在庫トラッキング
- 製品リビジョン管理
- バッテリパック識別

3 概要

BQ2022A は、工場出荷時に設定される固有の 48 ビット ID 番号、8 ビットの CRC 生成、8 ビットのファミリ・コード (09h) が書き込まれた 1K ビットのシリアル EPROM で す。64 ビットのステータス・レジスタは、書き込み保護とペ ージ・リダイレクトを制御します。


BQ2022A の SDQ™ インターフェイスが必要とするのは 1 点での接続とグランド・リターンのみです。このデータ・ピン は、BQ2022A の唯一の電源ピンでもあります。

小型表面実装パッケージで基板面積を抑え、さらに低コス トであるため、バッテリ・パックの構成パラメータ、レコード 保持、アセット・トラッキング、製品リビジョン・ステータス、ア クセスコード・セキュリティなどのアプリケーションに最適で す。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
BQ2022A	SOT-23 (3)	2.92mm × 1.30mm
	TO-92 (3)	4.30mm × 4.30mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	7.5 Programming	8
2 アプリケーション	1	8 Application and Implementation	17
3 概要		8.1 Application Information	17
4 Revision History		8.2 Typical Application	17
5 Pin Configuration and Functions		9 Power Supply Recommendations	19
6 Specifications		10 Layout	19
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	19
6.2 ESD Ratings		10.2 Layout Example	20
6.3 Recommended Operating Conditions		11 Device and Documentation Support	21
6.4 Thermal Information		11.1 Third-Party Products Disclaimer	<mark>2</mark> 1
6.5 Electrical Characteristics: DC		11.2 Documentation Support	<mark>2</mark> 1
6.6 Switching Characteristics: AC		11.3 Trademarks	21
6.7 Typical Characteristics		11.4 サポート・リソース	<mark>2</mark> 1
7 Detailed Description		11.5 Electrostatic Discharge Caution	21
7.1 Overview		11.6 Glossary	21
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	21
7.4 Device Functional Modes			

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision E (March 2016) to Revision F (January 2022)	
Updated Pin Configuration and Functions	
Changes from Revision D (December 2014) to Revision E (February 2016)	Page
Changes from Revision D (December 2014) to Revision E (February 2016) - Added text: "No additional capacitance" to セクション 8.2	
	17

5 Pin Configuration and Functions




図 5-1. DBZ Package 3-Pin SOT-23 (Top View)



図 5-2. LP Package 3-Pin TO-92 (Bottom View)

表 5-1. Pin Functions

	PIN		TYPE	DESCRIPTION
NAME	SOT-23	TO-92	IIFE	DESCRIPTION
SDQ	1	2	I	Data
VSS	2, 3	1	_	Ground. Both pins should be connected to system ground.
NC	_	3	_	No connection. This pin should be connected to system ground or left floating.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
DC voltage applied to data, V _{PU}	-0.3	7	V
Low-level output current, I _{OL}		40	mA
ESD IEC 61000-4-2 air discharge, data to V _{SS,} V _{SS} to data		15	kV
Operating free-air temperature, T _A	-20	70	°C
Communication free-air temperature, T _{A(Comm)} (2)	-40	85	°C
Junction temperature, T _J		125	°C
Storage temperature, T _{stg}	– 55	125	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ Communication is specified by design.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{PU}	Operational pullup voltage	2.65		5.5	V
R _{PU}	Serial communication interface pullup resistance		5		kΩ

6.4 Thermal Information

	THERMAL METRIC(1)		BQ2022A		
			LP (3 PINS)	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	244.3	158.5		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	104.9	55.6		
R _{0JB}	Junction-to-board thermal resistance	93.1	n/a	°C/W	
ΨЈТ	Junction-to-top characterization parameter	4.8	26.8	C/VV	
ΨЈВ	Junction-to-board characterization parameter	66.4	137.8		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics Application Report (SPRA953).

6.5 Electrical Characteristics: DC

 T_A = -20°C to 70°C; $V_{PU(min)}$ = 2.65 V_{DC} to 5.5 V_{DC} , all voltages relative to VSS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DATA}	Supply current	V _{PU} = 5.5 V			20	μΑ
V _{OL}	Low-level output voltage	Logic 0, V _{PU} = 5.5 V, I _{OL} = 4 mA, SDQ pin			0.4	V
		Logic 0, V _{PU} = 2.65 V, I _{OL} = 2 mA			0.4	
V _{OH}	High-level output voltage	Logic 1		V _{PU}	5.5	
I _{OL}	Low-level output current (sink)	V _{OL} = 0.4 V, SDQ pin			4	mA
V _{IL}	Low-level input voltage	Logic 0			0.8	V
V _{IH}	High-level input voltage	Logic 1	2.2			V
V _{PP}	Programming voltage		11.5		12	V

6.6 Switching Characteristics: AC

 T_A = -20°C to 70°C; $V_{PU(min)}$ = 2.65 V_{DC} to 5.5 V_{DC} , all voltages relative to VSS

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _c	Bit cycle time (1)		60	120	μs
t _{WSTRB}	Write start cycle (1)		1	15	μs
t _{WDSU}	Write data setup (1)		t _{WSTRB}	15	μs
t _{WDH}	Write data hold (1)(2)		60	t _c	μs
t _{rec}	Recovery time (1)		1		μs
		For memory command only	5		
t _{RSTRB}	Read start cycle (1)		1	13	μs
t _{ODD}	Output data delay (1)		t _{RSTRB}	13	μs
t _{ODHO}	Output data hold (1)		17	60	μs
t _{RST}	Reset time (1)		480		μs
t _{PPD}	Presence pulse delay (1)		15	60	μs
t _{PP}	Presence pulse (1)		60	240	μs
t _{EPROG}	EPROM programming time		2500		μs
t _{PSU}	Program setup time		5		μs

Product Folder Links: BQ2022A


6.6 Switching Characteristics: AC (continued)

 $T_A = -20$ °C to 70°C; $V_{PU(min)} = 2.65 V_{DC}$ to 5.5 V_{DC} , all voltages relative to VSS

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{PREC}	Program recovery time		5		μs
t _{PRE}	Program rising-edge time			5	μs
t _{PFE}	Program falling-edge time			5	μs
t _{RSTREC}			480		μs

- (1) 5-k Ω series resistor between SDQ pin and V_{PU}. (See \boxtimes 8-1.)
- (2) t_{WDH} must be less than t_c to account for recovery.

6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

セクション 7.2 shows the relationships among the major control and memory sections of the BQ2022A. The BQ2022A has three main data components: a 64-bit factory-programmed ROM, including 8-bit family code, 48-bit identification number and 8-bit CRC value, 1024-bit EPROM, and EPROM STATUS bytes. Power for read and write operations is derived from the DATA pin. An internal capacitor stores energy while the signal line is high and releases energy during the low times of the DATA pin, until the pin returns high to replenish the charge on the capacitor. A special manufacturer's PROGRAM PROFILE BYTE can be read to determine the programming profile required to program the part.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 1024-Bit EPROM

表 7-1 is a memory map of the 1024-bit EPROM section of the BQ2022A, configured as four pages of 32 bytes each. The 8-byte RAM buffers are additional registers used when programming the memory. Data are first written to the RAM buffer and then verified by reading an 8-bit CRC from the BQ2022A that confirms proper receipt of the data. If the buffer contents are correct, a programming command is issued and an 8-byte segment of data is written into the selected address in memory. This process ensures data integrity when programming the memory. The details for reading and programming the 1024-bit EPROM portion of the BQ2022A are in セクシ $\Rightarrow \sim 7.5.4$ section of this data sheet.

表 7-1, 1024-Bit EPROM Data Memory Map

	<u> </u>
ADDRESS(HEX)	PAGE
0060-007F	Page 3
0040-005F	Page 2
0020-003F	Page 1
0000-001F	Page 0

Product Folder Links: BQ2022A

7.3.2 EPROM Status Memory

In addition to the programmable 1024-bits of memory are 64 bits of status information contained in the EPROM STATUS memory. The STATUS memory is accessible with separate commands. The STATUS bits are EPROM and are read or programmed to indicate various conditions to the software interrogating the BQ2022A. The first byte of the STATUS memory contains the write protect page bits, that inhibit programming of the corresponding page in the 1024-bit main memory area if the appropriate write-protection bit is programmed. Once a bit has been programmed in the write protect page byte, the entire 32-byte page that corresponds to that bit can no longer be altered but may still be read. The write protect bits may be cleared by using the WRITE STATUS command.

The next four bytes of the EPROM STATUS memory contain the page address redirection bytes. Bits in the EPROM status bytes can indicate to the host what page is substituted for the page by the appropriate redirection byte. The hardware of the BQ2022A makes no decisions based on the contents of the page address redirection bytes. This feature allows the user's software to make a data patch to the EPROM by indicating that a particular page or pages should be replaced with those indicated in the page address redirection bytes. The ones complement of the new page address is written into the page address redirection byte that corresponds to the original (replaced) page. If a page address redirection byte has an FFh value, the data in the main memory that corresponds to that page are valid. If a page address redirection byte has some other hex value, the data in the page corresponding to that redirection byte are invalid, and the valid data can now be found at the ones complement of the page address indicated by the hexadecimal value stored in the associated page address redirection byte. A value of FDh in the redirection byte for page 1, for example, indicates that the updated data are now in page 2. The details for reading and programming the EPROM status memory portion of the BQ2022A are given in 20.54 section.

ADDRESS (HEX)	PAGE
00h	Write protection bits BIT0—write protect page 0 BIT1—write protect page 1 BIT2—write protect page 2 BIT3—write protect page 3 BIT4 to 7—bitmap of used pages
01h	Redirection byte for page 0
02h	Redirection byte for page 1
03h	Redirection byte for page 2
04h	Redirection byte for page 3
05h	Reserved
06h	Reserved
07h	Factory programmed 00h

表 7-2. EPROM Status Bytes

7.3.3 Error Checking

7.3.4 Customizing the BQ2022A

The 64-bit ID identifies each BQ2022A. The 48-bit serial number is unique and programmed by Texas Instruments. The default 8-bit family code is 09h; however, a different value can be reserved on an individual customer basis. Contact your Texas Instruments sales representative for more information.

7.3.5 Bus Termination

Because the drive output of the BQ2022A is an open-drain, N-channel MOSFET, the host must provide a source current or a 5-k Ω external pullup, as shown in the typical application circuit in \boxtimes 8-1.

7.4 Device Functional Modes

The device is in active mode during SDQ communication or while the SDQ is kept at valid V_{PU} voltages.

7.5 Programming

7.5.1 Serial Communication

A host reads, programs, or checks the status of the BQ2022A through the command structure of the SDQ interface.

7.5.2 Initialization

Initialization consists of two pulses, the RESET and the PRESENCE pulses. The host generates the RESET pulse, while the BQ2022A responds with the PRESENCE pulse. The host resets the BQ2022A by driving the DATA bus low for at least 480 µs. For more details, see セクション 7.5.11.

7.5.3 ROM Commands

7.5.3.1 READ ROM Command

The READ ROM command sequence is the fastest sequence that allows the host to read the 8-bit family code and 48-bit identification number. The READ ROM sequence starts with the host generating the RESET pulse of at least 480 μ s. The BQ2022A responds with a PRESENCE pulse. Next, the host continues by issuing the READ ROM command, 33h, and then reads the ROM and CRC byte using the READ signaling (see the READ and WRITE signals section) during the data frame.




図 7-1. READ ROM Sequence

7.5.3.2 SKIP ROM Command

This SKIP ROM command, CCh, allows the host to access the memory/status functions. The SKIP ROM command is directly followed by a memory/status functions command.




図 7-2. SKIP ROM Sequence

7.5.4 Memory/Status Function Commands

Six memory/status function commands allow read and modification of the 1024-bit EPROM data memory or the 64-bit EPROM status memory. There are two types of READ MEMORY command, plus the WRITE MEMORY, READ STATUS, and WRITE STATUS commands. Additionally, the part responds to a PROGRAM PROFILE byte command. The BQ2022A responds to memory/status function commands only after a part is issued a SKIP ROM command.

7.5.5 READ MEMORY Commands

Two READ MEMORY commands are available on the BQ2022A. Both commands are used to read data from the 1024-bit EPROM data field. They are the READ MEMORY/Page CRC and the READ MEMORY/Field CRC commands. The READ MEMORY/Page CRC generates CRC at the end any 32-byte page boundary whereas the READ MEMORY/Field CRC generates CRC when the end of the 1024-bit data memory is reached.

Submit Document Feedback

7.5.5.1 READ MEMORY/Page CRC

To read memory and generate the CRC at the 32-byte page boundaries of the BQ2022A, the SKIP ROM command is followed by the READ MEMORY/Generate CRC command, C3h, followed by the address low byte and then the address high byte.

An 8-bit CRC of the command byte and address bytes is computed by the BQ2022A and read back by the host to confirm that the correct command word and starting address were received. If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the BQ2022A starting at the initial address and continuing until the end of a 32-byte page is reached. At that point, the host sends eight additional read time slots and receive an 8-bit CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte to the last byte of the current page. Once the 8-bit CRC has been received, data is again read from the 1024-bit EPROM data field starting at the next page. This sequence continues until the final page and its accompanying CRC are read by the host. Thus each page of data can be considered to be 33 bytes long, the 32 bytes of user-programmed EPROM data and an 8-bit CRC that gets generated automatically at the end of each page.


図 7-3. READ MEMORY/Page CRC

Initialization and SKIP ROM Command Sequence	READ MEMORY/ Generate CRC Command	Address Low Byte	Address High Byte	Read and Verify CRC	EPROM Memory and CRC Byte Generated at 32-Byte
	C3h	A0 A7	A8 A15		Page Boundaries

NOTE: Individual bytes of address and data are transmitted LSB first.

7.5.5.2 READ MEMORY/Field CRC

To read memory without CRC generation on 32-byte page boundaries, the SKIP ROM command is followed by the READ MEMORY command, F0h, followed by the address low byte and then the address high byte.



An 8-bit CRC of the command byte and address bytes is computed by the BQ2022A and read back by the host to confirm that the correct command word and starting address were received. If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the BQ2022A starting at the initial address and continuing until the end of the 1024-bit data field is reached or until a reset pulse is issued. If reading occurs through the end of memory space, the host may issue eight additional read time slots and the BQ2022A responds with an 8-bit CRC of all data bytes read from the initial starting byte through the last byte of memory. After the CRC is received by the host, any subsequent read time slots appear as logical 1s until a reset pulse is issued. Any reads ended by a reset pulse prior to reaching the end of memory does not have the 8-bit CRC available.



図 7-4. READ MEMORY/Field CRC

Initialization and SKIP ROM Command Sequence	READ MEMORY Command F0h	Address Low Byte	A	Address High Byte	Read and Verify CRC	Read EPROM Memory Until End of EPROM Memory	Read and Verify CRC
		A0 A	.7 A	A8 A15			

7.5.6 WRITE MEMORY Command

The WRITE MEMORY command is used to program the 1024-bit EPROM memory field. The 1024-bit memory field is programmed in 8-byte segments. Data is first written into an 8-byte RAM buffer one byte at a time. The contents of the RAM buffer is then ANDed with the contents of the EPROM memory field when the programming command is issued.

☑ 7-5 illustrates the sequence of events for programming the EPROM memory field. After issuing a SKIP ROM command, the host issues the WRITE MEMORY command, 0Fh, followed by the low byte and then the high byte of the starting address. The BQ2022A calculates and transmits an 8-bit CRC based on the WRITE command and address.

If at any time during the WRITE MEMORY process, the CRC read by the host is incorrect, a reset pulse must be issued, and the entire sequence must be repeated.

After the BQ2022A transmits the CRC, the host then transmits 8 bytes of data to the BQ2022A. Another 8-bit CRC is calculated and transmitted based on the 8 bytes of data. If this CRC agrees with the CRC calculated by the host, the host transmits the program command 5Ah and then applies the programming voltage for at least 2500 μ s or t_{EPROG}. The contents of the RAM buffer is then logically ANDed with the contents of the 8-byte EPROM offset by the starting address.

The starting address can be any integer multiple of eight between 0000 and 007F (hex) such as 0000, 0008, and 0010 (hex).

The WRITE DATA MEMORY command sequence can be terminated at any point by issuing a reset pulse except during the program pulse period t_{PROG}.

Note

The BQ2022A responds with the data from the selected EPROM address sent least significant-bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the part and begin the write sequence again.

For both of these cases, the decision to continue programming is made entirely by the host, because the BQ2022A is not able to determine if the 8-bit CRC calculated by the host agrees with the 8-bit CRC calculated by the BQ2022A.

Prior to programming, bits in the 1024-bit EPROM data field appear as logical 1 s.




図 7-5. WRITE MEMORY Command Flow

7.5.7 READ STATUS Command

The READ STATUS command is used to read data from the EPROM status data field. After issuing a SKIP ROM command, the host issues the READ STATUS command, AAh, followed by the address low byte and then the address high byte.



Note

An 8-bit CRC of the command byte and address bytes is computed by the BQ2022A and read back by the host to confirm that the correct command word and starting address were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the BQ2022A starting at the supplied address and continuing until the end of the EPROM Status data field is reached. At that point, the host receives an 8-bit CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte through the final factory-programmed byte that contains the 00h value.

This feature is provided because the EPROM status information may change over time making it impossible to program the data once and include an accompanying CRC that is always valid. Therefore, the READ status command supplies an 8-bit CRC that is based on (and always is consistent with) the current data stored in the EPROM status data field.

After the 8-bit CRC is read, the host receives logical 1s from the BQ2022A until a reset pulse is issued. The READ STATUS command sequence can be ended at any point by issuing a reset pulse.

図 7-6. READ STATUS Command

Initialization and SKIP ROM Command Sequence	READ MEMORY Command AAh	Address Low Byte	Address High Byte	Read and Verify CRC	Read STATUS Memory Until End of STATUS Memory	Read and Verify CRC
		A0 A7	A8 A15			

7.5.8 WRITE STATUS Command

The WRITE STATUS command is used to program the EPROM Status data field after the BQ2022A has been issued SKIP ROM command.

The flow chart in 🗵 7-7 illustrates that the host issues the WRITE STATUS command, 55h, followed by the address low byte and then the address high byte the followed by the byte of data to be programmed.

Note

Individual bytes of address and data are transmitted LSB first. An 8-bit CRC of the command byte, address bytes, and data byte is computed by the BQ2022A and read back by the host to confirm that the correct command word, starting address, and data byte were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the program command (5Ah) is issued. After the program command is issued, then the programming voltage, V_{PP} is applied to the DATA pin for period t_{PROG} . Prior to programming, the first seven bytes of the EPROM STATUS data field appear as logical 1s. For each bit in the data byte provided by the host that is set to a logical 0, the corresponding bit in the selected byte of the EPROM STATUS data field is programmed to a logical 0 after the programming pulse has been applied at the byte location. The eighth byte of the EPROM STATUS byte data field is factory-programmed to contain 00h.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 7-7. WRITE STATUS Command Flow

After the programming pulse is applied and the data line returns to V_{PU} , the host issues eight read time slots to verify that the appropriate bits have been programmed. The BQ2022A responds with the data from the selected EPROM STATUS address sent least significant bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the device and begin the write

sequence again. If the BQ2022A EPROM data byte programming was successful, the BQ2022A automatically increments its address counter to select the next byte in the STATUS MEMORY data field. The least significant byte of the new two-byte address is also loaded into the 8-bit CRC generator as a starting value. The host issues the next byte of data using eight write time slots.

As the BQ2022A receives this byte of data into the RAM buffer, it also shifts the data into the CRC generator that has been preloaded with the LSB of the current address and the result is an 8-bit CRC of the new data byte and the LSB of the new address. After supplying the data byte, the host reads this 8-bit CRC from the BQ2022A with eight read time slots to confirm that the address incremented properly and the data byte was received correctly. If the CRC is incorrect, a Reset Pulse must be issued and the Write Status command sequence must be restarted. If the CRC is correct, the host issues a programming pulse and the selected byte in memory is programmed.

Note

The initial write of the WRITE STATUS command, generates an 8-bit CRC value that is the result of shifting the command byte into the CRC generator, followed by the two-address bytes, and finally the data byte. Subsequent writes within this WRITE STATUS command due to the BQ2022A automatically incrementing its address counter generates an 8-bit CRC that is the result of loading (not shifting) the LSB of the new (incremented) address into the CRC generator and then shifting in the new data byte.

For both of these cases, the decision to continue programming the EPROM Status registers is made entirely by the host, because the BQ2022A is not able to determine if the 8-bit CRC calculated by the host agrees with the 8-bit CRC calculated by the BQ2022A. If an incorrect CRC is ignored and a program pulse is applied by the host, incorrect programming could occur within the BQ2022A. Also note that the BQ2022A always increments its internal address counter after the receipt of the eight read time slots used to confirm the programming of the selected EPROM byte. The decision to continue is again made entirely by the host, therefore if the EPROM data byte does not match the supplied data byte but the master continues with the WRITE STATUS command, incorrect programming could occur within the BQ2022A. The WRITE STATUS command sequence can be ended at any point by issuing a reset pulse.

COMMAND (HEX)	DESCRIPTION	CATEGORY
33h	Read Serialization ROM and CRC	ROM Commands Available in Command Level I
CCh	Skip Serialization ROM	
F0h	Read Memory/Field CRC	
AAh	Read EPROM Status	
C3h	Read Memory/Page CRC	Memory Function Commands
0Fh	Write Memory	Available in Command Level II
99h	Programming Profile	
55h	Write EPROM Status	
5Ah	Program Control	Program Command Available Only in WRITE MEMORY and WRITE STATUS Modes

表 7-3. Command Code Summary

7.5.9 PROGRAM PROFILE Byte

The PROGRAM PROFILE byte is read to determine the WRITE MEMORY programming sequence required by a specific manufacturer. After issuing a ROM command, the host issues the PROGRAM PROFILE BYTE command, 99h. 図 7-8 shows the BQ2022A responds with 55h. This informs the host that the WRITE MEMORY programming sequence is the one described in セクション 7.5.6.

Product Folder Links: BQ2022A




図 7-8. PROGRAM PROFILE Command Flow

7.5.10 SDQ Signaling

All SDQ signaling begins with initializing the device, followed by the host driving the bus low to write a 1 or 0, or to begin the start frame for a bit read. \boxtimes 7-9 shows the initialization timing, whereas \boxtimes 7-10 and \boxtimes 7-11 show that the host initiates each bit by driving the DATA bus low for the start period, t_{WSTRB} / t_{RSTRB} . After the bit is initiated, either the host continues controlling the bus during a WRITE, or the BQ2022A responds during a READ.

7.5.11 RESET and PRESENCE PULSE

If the DATA bus is driven low for more than 120 μ s, the BQ2022A may be reset. \boxtimes 7-9 shows that if the DATA bus is driven low for more than 480 μ s, the BQ2022A resets and indicates that it is ready by responding with a PRESENCE PULSE.




図 7-9. Reset Timing Diagram

7.5.12 WRITE Bit

The WRITE bit timing diagram in \boxtimes 7-10 shows that the host initiates the transmission by issuing the t_{WSTRB} portion of the bit and then either driving the DATA bus low for a WRITE 0, or releasing the DATA bus for a WRITE 1.




図 7-10. WRITE Bit Timing Diagram

7.5.13 READ Bit

The READ bit timing diagram in \boxtimes 7-11 shows that the host initiates the transmission of the bit by issuing the t_{RSTRB} portion of the bit. The BQ2022A then responds by either driving the DATA bus low to transmit a READ 0 or releasing the DATA bus to transmit a READ 1.




図 7-11. READ Bit Timing Diagram

7.5.14 PROGRAM PULSE




図 7-12. PROGRAM PULSE Timing Diagram

7.5.15 IDLE

If the bus is high, the bus is in the IDLE state. Bus transactions can be suspended by leaving the DATA bus in IDLE. Bus transactions can resume at any time from the IDLE state.

7.5.16 CRC Generation

The BQ2022A has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56 bits of the 64-bit ROM and compare it to the value stored within the BQ2022A to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is: $X^8 + X^5 + X^4 + 1$.

Under certain conditions, the BQ2022A also generates an 8-bit CRC value using the same polynomial function just shown and provides this value to the bus master to validate the transfer of command, address, and data bytes from the bus master to the BQ2022A. The BQ2022A computes an 8-bit CRC for the command, address, and data bytes received for the WRITE MEMORY and the WRITE STATUS commands and then outputs this value to the bus master to confirm proper transfer. Similarly, the BQ2022A computes an 8-bit CRC for the command and address bytes received from the bus master for the READ MEMORY, READ STATUS, and READ DATA/ GENERATE 8-BIT CRC commands to confirm that these bytes have been received correctly. The CRC generator on the BQ2022A is also used to provide verification of error-free data transfer as each page of data from the 1024-bit EPROM is sent to the bus master during a READ DATA/GENERATE 8-BIT CRC command, and for the eight bytes of information in the status memory field.

In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function previously given and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the BQ2022A (for ROM reads) or the 8-bit CRC value computed within the BQ2022A. The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. No circuitry on the BQ2022A prevents a command sequence from proceeding if the CRC stored in or calculated by the BQ2022A does not match the value generated by the bus master. Proper use of the CRC can result in a communication channel with a high level of integrity.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 7-13. 8-Bit CRC Generator Circuit (X8 + X5 + X4 + 1)

8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

A typical application consists of a microcontroller that is configured to be a SDQ communication host device and the BQ2022A being the SDQ slave device. The host and slave have open drain functionality for which a pullup resistor (typically 10 k Ω) is required connected to a pullup voltage in the range of 2.65 V to 5.5 V.

8.2 Typical Application

No additional capacitance is needed on the SDQ line and may result in a communication failure.




図 8-1. Typical Application Circuit

8.2.1 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE					
Pullup voltage	2.65 V to 5.5 V					
Operating free-air temperature	−20°C to 70°C					
Pullup resistor	10 kΩ typ					

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

8.2.2 Detailed Design Procedure

8.2.2.1 Programming Circuit Example

The BQ2022A requires a 12-V maximum pulse signal to program the OTP memory. It is necessary to have a programming test setup for production. \boxtimes 8-2 shows an example of what the circuit could be for such setup. The Programming Module contains the microcontroller that acts as SDQ master and also controls the time of the programming pulse and its width. The 12-V supply is the source for the programming pulse. Only SDQ and VSS signals need to exit the test setup as the Application Circuit containing the BQ2022A under test is connected only for programming and verifying data.

The Programming Module typically will connect to a PC using interface such as USB. The diagram in 🗵 8-2 does not include the interface to a PC which can vary depending on the system designer's choice.




図 8-2. BQ2022A Programming Circuit Example

8.2.2.2 SDQ Master Best Practices


It may be necessary to "bit-bang" a GPIO on the host system to act as the SDQ master. In this case, some additional error checking should be built into the code used to reset the BQ2022A to ensure that the slave is operating as expected on the bus.

Whenever the host sends a reset, the BQ2022A responds with a presence pulse. The host should confirm, before the presence pulse, that the bus has been released and returned to a high level, indicating that nothing is holding the bus unexpectedly low. As the minimum t_{ppd} is 15 μ s, having the host look for a logic high on the bus 10 μ s after releasing the bus at the end of the reset is sufficient to confirm the bus is released for the BQ2022A to respond.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.2.3 Application Curve



9 Power Supply Recommendations

The BQ2022A is a low-power device that only needs to be turned on when communicating. The device power comes from the voltage supply that is used for digital I/O in the system. A dedicated VCC pin does not exist in the device for which there is not a requirement of a supply input bypass capacitor. The device obtains its power from the SDQ communication input which can be sustained during normal communication activity.

The ramp time of the SDQ voltage when power is initially applied may be slow due to current limiting from the source. Ramp times greater than 200 µs might cause undesired bouncing of the POR circuit and result in the device not generating a presence pulse. To account for this undesired effect on the device a best practice for the communication master would be to issue a "hard" reset to the device by pulling down the SDQ line for >5 ms and then releasing the SDQ bus before issuing the reset pulse that is approximately 480 µs long.



図 9-1. Power Up Best Practice

☑ 9-1 illustrates the best practice for dealing with initial power on ramps, shown as (1) in the figure, that may be long in duration. The host should issue a "hard" reset, (2), of > 5 ms, which resets the device and generate a presence delay and presence pulse, (3). After that, a "soft" reset of approximately 480 µs can be applied, (4), which also generates a high presence delay and low presence pulse, (5).

10 Layout

10.1 Layout Guidelines

The BQ2022A only has one signal (SDQ). Best practice is to route the signal trace directly from the SDQ pin of BQ2022A to the external connector of the application system or to host SDQ master device. Signal trace should be shielded properly with a parallel ground plane. If possible use two vias per VSS pin to reach the ground plane 2000 10-1. If a full ground plane is not available to the BQ2022A, then try to connect both VSS pins with a large trace surrounding most of the device and have a trace leaving the VSS pin that is adjacent to SDQ pin so that it follows the SDQ trace back to the SDQ master interface pins 2000 10-2.

Copyright © 2022 Texas Instruments Incorporated



10.2 Layout Example




図 10-1. Board Layout Example with Ground Plane




図 10-2. Board Layout Example without Ground Plane

11 Device and Documentation Support

11.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

BQ2022A Evaluation Software User's Guide (SLUU258)

11.2.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Trademarks

SDQ[™] and TI E2E[™] are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ2022ADBZR	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-20 to 70	BYCI
BQ2022ADBZR.B	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 70	BYCI
BQ2022ADBZRG4	Active	Production	SOT-23 (DBZ) 3	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 70	BYCI
BQ2022ALPR	Active	Production	TO-92 (LP) 3	2000 LARGE T&R	Yes	SN	N/A for Pkg Type	0 to 70	BYE
BQ2022ALPR.B	Active	Production	TO-92 (LP) 3	2000 LARGE T&R	Yes	SN	N/A for Pkg Type	0 to 70	BYE

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

www.ti.com 13-Mar-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

-	All differences are freminal												
	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	BQ2022ADBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
	BQ2022ADBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

www.ti.com 13-Mar-2022




*All dimensions are nominal

Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ2022ADBZR	SOT-23	DBZ	3	3000	183.0	183.0	20.0	
BQ2022ADBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0	



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



TO-92 - 5.34 mm max height

TO-92



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area. 4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




TO-92





TO-92





重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月