

🕳 Order

Now





参考資料

JAJSD15B-MARCH 2017-REVISED MARCH 2018

## LM5113-Q1 車載用90V、1.2A、5A、ハーフブリッジGaNドライバ

Technical

Documents

## 1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み:
  - デバイス温度グレード1: 動作時周囲温度範囲 -40°C~125°C
  - デバイスHBM ESD分類レベル1C
  - デバイスCDM ESD分類レベルC6
- ハイサイドとローサイドで独立したTTLロジック 入力
- ピーク・ソース1.2A、ピーク・シンク5Aの出力電
   流
- ハイサイドのフローティング・バイアス電圧レー ルは最大100VDCで動作可能
- 内部ブートストラップ電源電圧クランプ
- 出力の分割により、ターンオンおよびターンオフ の強度を変更可能
- プルダウン0.6Ω、プルアップ2.1Ωの抵抗
- 高速伝搬時間(標準28ns)
- 優れた伝搬遅延マッチング(標準1.5ns)
- 電源レールの低電圧誤動作防止
- 低消費電力
- 2 アプリケーション
- モバイル・ワイヤレス充電器
- オーディオ・パワー・アンプ
- オーディオ用電源
- 電流供給プッシュプル・コンバータ
- ハーフ/フルブリッジ・コンバータ
- 同期降圧コンバータ

## 3 概要

🥭 Tools &

Software

LM5113-Q1は、車載用途向けに、同期整流の降圧、昇 圧、またはハーフブリッジの構成で、ハイサイドおよびロー サイド両方のエンハンスメント・モード窒化ガリウム(GaN) FETまたはシリコンMOSFETを駆動するよう設計されてい ます。このデバイスには100Vのブートストラップ・ダイオー ド、およびハイサイド出力とローサイド出力用にそれぞれ 独立した入力が内蔵され、最大の柔軟性で制御が可能で す。ハイサイドのバイアス電圧は内部で5.2Vにクランプさ れるため、ゲート電圧がエンハンスメント・モードGaN FET の最大ゲート-ソース電圧定格を超過することが防止されま す。デバイスの入力はTTLロジック互換で、VDD電圧にか かわらず最高14Vの入力電圧に耐えられます。LM5113-Q1には分割ゲート出力があり、ターンオンとターンオフの 強度を別々に設定可能な柔軟性があります。

Support &

Community

22

さらに、LM5113-Q1の強力なシンク能力によりゲートが LOW状態で維持され、スイッチング時に意図しないターン オンが防止されます。LM5113-Q1の最大動作周波数は 数MHzです。LM5113-Q1は標準の10ピンWSONパッ ケージで供給され、電力放熱の補助として露出パッドが付 属します。

**製品情報<sup>(1)</sup>** 

型番	パッケージ	本体サイズ(公称)
LM5113-Q1	WSON (10)	4.00mm×4.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。



Copyright © 2017, Texas Instruments Incorporated



## 目次

特長	•••••••••••••••••••••••••••••••••••••••	1
アプ	リケーション	1
概要	<u>.</u>	1
改訂	`履歴	2
Pin	Configuration and Functions	3
Spe	cifications	4
6.1	Absolute Maximum Ratings	4
6.2	ESD Ratings	4
6.3	Recommended Operating Conditions	4
6.4	Thermal Information	4
6.5	Electrical Characteristics	5
6.6	Switching Characteristics	6
6.7	Typical Characteristics	8
Deta	ailed Description	11
7.1	Overview	11
7.2	Functional Block Diagram	11
7.3	Feature Description	11
	特ア概改 Pin Spe 6.1 6.2 6.3 6.4 6.5 6.6 7.1 7.2 7.3	特長アプリケーション概要

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

## Revision A (November 2017) から Revision B に変更

•	データシートのタイトルを「LM5113-Q1 車載用90V、1.2A/5A、ハーフブリッジGaNドライバ」から「LM5113-Q1 車載用90V、	
	1.2A、5A、ハーフブリッジGaNドライバ」に変更	. 1
•	「アプリケーション概略図」に入力フィルタの参照を追加	. 1
•	Added EXT HI and EXT LO references to the Functional Block Diagram	11
•	Changed the last paragraph and add new images to the Input and Output section	11

## 2017年3月発行のものから更新

•	データシートのタイトルを「LM5113-Q1 車載用80V、1.2A/5A、ハーフブリッジGaNドライバ」から「LM5113-Q1 車載用90V、 1.2A/5A、ハーフブリッジGaNドライバ」に変更	1
•	「アプリケーション概略図」を変更	1
•	Changed the Functional Block Diagram	11
•	Added content to the Input and Output section	11
•	Added content to the Start-up and UVLO section	12

	7.4	Device Functional Modes	13
8	Appl	ication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	15
9	Powe	er Supply Recommendations	19
10	Layo	out	20
	10.1	Layout Guidelines	20
	10.2	Layout Example	20
11	デバ	イスおよびドキュメントのサポート	21
	11.1	ドキュメントのサポート	21
	11.2	ドキュメントの更新通知を受け取る方法	21
	11.3	コミュニティ・リソース	21
	11.4	商標	21
	11.5	静電気放電に関する注意事項	21
	11.6	Glossary	21
12	メカニ	ニカル、パッケージ、および注文情報	21



www.ti.com

## Page

Page



#### LM5113-Q1 JAJSD15B – MARCH 2017 – REVISED MARCH 2018

# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN			DESCRIPTION		
NO.	NAME	ITPE (7	DESCRIPTION		
1	VDD	Р	5-V positive gate drive supply: locally decouple to VSS using low-ESR/ESL capacitor located as close as possible to the IC.		
2	НВ	Ρ	High-side gate driver bootstrap rail: connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor must be placed as close to the IC as possible.		
3	НОН	0	High-side gate driver turnon output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.		
4	HOL	0	High-side gate driver turnoff output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.		
5	HS	Р	High-side GaN FET source connection: connect to the bootstrap capacitor negative terminal and the source of the high-side GaN FET.		
6	Н	I	High-side driver control input. The LM5113-Q1 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.		
7	LI	I	Low-side driver control input. The LM5113-Q1 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.		
8	VSS	G	Ground return: all signals are referenced to this ground.		
9	LOL	Ο	Low-side gate driver sink-current output: connect to the gate of the low-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.		
10	LOH	Ο	Low-side gate driver source-current output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.		
EP	_	—	Exposed pad: TI recommends that the exposed pad on the bottom of the package be soldered to ground plane on the printed-circuit board to aid thermal dissipation.		

(1) I = Input, O = Output, G = Ground, P = Power

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
VDD to VSS	-0.3	7	V
HB to HS	-0.3	7	V
LI or HI input	-0.3	15	V
LOH, LOL output	-0.3	VDD + 0.3	V
HOH, HOL output	V <sub>HS</sub> – 0.3	V <sub>HB</sub> + 0.3	V
HS to VSS	-5	93	V
HB to VSS	0	100	V
Operating junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±1000		
		Charged-device model (CDM), per AEC Q100-011	±1500	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VDD	4.5	5.5	V
LI or HI input	0	14	V
HS	-5	90	V
НВ	V <sub>HS</sub> + 4	V <sub>HS</sub> + 5.5	V
HS slew rate		50	V/ns
Operating junction temperature	-40	125	С°

### 6.4 Thermal Information

		LM5113-Q1		
	THERMAL METRIC <sup>(1)</sup>	DPR (WSON)	UNIT	
		10 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	37.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.8	°C/W	
$R_{\thetaJB}$	Junction-to-board thermal resistance	14.7	°C/W	
ΨJT	Junction-to-top characterization parameter	0.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	14.9	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

Specifications are  $T_J = 25^{\circ}$ C. Unless otherwise specified:  $V_{DD} = V_{HB} = 5$  V,  $V_{SS} = V_{HS} = 0$  V. No load on LOL and HOL or HOH and HOL<sup>(1)</sup>.

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
SUPP	LY CURRENTS						
			$T_J = 25^{\circ}C$		0.07		
IDD	VDD quiescent current	LI = HI = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.1	mA
		( 500 111-	$T_J = 25^{\circ}C$		2		
IDDO	VDD operating current	T = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$			3	mA
			$T_J = 25^{\circ}C$		0.08		A
IHB	Total HB quiescent current	LI = HI = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.1	mA
			$T_J = 25^{\circ}C$		1.5		
IHBO	Total HB operating current	I = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2.5	ША
	HP to VSS guidescent ourrent		$T_J = 25^{\circ}C$		0.1		
HBS	HB to VSS quiescent current	п5 = пв = 90 v	$T_J = -40^{\circ}C$ to $125^{\circ}C$			10	μΑ
			$T_J = 25^{\circ}C$		0.4		
IHBSO	HB to VSS operating current	T = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1	mA
INPUT	PINS						
v		Dising adapt	$T_J = 25^{\circ}C$		2.06		V
VIR	Input voltage threshold	Rising eage	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.89		2.18	
		<b>–</b>	$T_J = 25^{\circ}C$		1.66		V
VIF	Input voltage threshold	Falling edge	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.48		1.76	
V <sub>IHYS</sub>	Input voltage hysteresis				400		mV
<b>_</b>		$T_J = 25^{\circ}C$			200		1.0
κ <sub>l</sub>	input puldown resistance	$T_J = -40^{\circ}C$ to $125^{\circ}C$		100		300	К12
UNDE	RVOLTAGE PROTECTION						
v	VDD rising threshold	$T_J = 25^{\circ}C$			3.8		V
VDDR	VDD rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		3.2		4.5	V
V <sub>DDH</sub>	VDD threshold hysteresis				0.2		V
		$T_J = 25^{\circ}C$			3.2		
VHBR	HB rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		2.5		3.9	V
V <sub>HBH</sub>	HB threshold hysteresis				0.2		V
BOOT	STRAP DIODE						
v		1 100 1	$T_J = 25^{\circ}C$		0.45		N/
VDL	Low-current forward voltage	$I_{VDD-HB} = 100 \mu A$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.65	V
		100 1	$T_J = 25^{\circ}C$		0.90		
V <sub>DH</sub>	High-current forward voltage	$I_{VDD-HB} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1	V
_		100 1	$T_J = 25^{\circ}C$		1.85		0
κ <sub>D</sub>	Dynamic resistance	$I_{VDD-HB} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			3.60	Ω
			$T_J = 25^{\circ}C$		5.2		
	нв-нь clamp regulation voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$	4.7		5.45	V

(1) Parameters that show only a typical value are ensured by design and may not be tested in production.

TEXAS INSTRUMENTS

www.ti.com

## **Electrical Characteristics (continued)**

Specifications are  $T_J = 25^{\circ}$ C. Unless otherwise specified:  $V_{DD} = V_{HB} = 5$  V,  $V_{SS} = V_{HS} = 0$  V. No load on LOL and HOL or HOH and HOL<sup>(1)</sup>.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LOW- AND HIGH-SIDE GATE DRIVER							
		100 mA	$T_J = 25^{\circ}C$		0.06		N/
VOL	Low-level output voltage	$I_{HOL} = I_{LOL} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.10	10 V
	High-level output voltage		$T_J = 25^{\circ}C$		0.21		V
V <sub>OH</sub>	V <sub>OH</sub> = VDD – LOH or V <sub>OH</sub> = HB – HOH	$I_{HOH} = I_{LOH} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.31	
I <sub>OHL</sub>	Peak source current	HOH, LOH = 0 V	HOH, LOH = 0 V		1.2		А
I <sub>OLL</sub>	Peak sink current	HOL, LOL = 5 V			5		А
I <sub>OHLK</sub>	High-level output leakage current	HOH, LOH = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.5	μA
I <sub>OLLK</sub>	Low-level output leakage current	HOL, LOL = 5 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.5	μA

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	MIN TYP	P MAX	UNIT	
	I O turn off an an anti-		$T_J = 25^{\circ}C$	26.	5		
LPHL	LO turnon propagation delay	LI failing to LOL failing	$T_J = -40^{\circ}C$ to $125^{\circ}C$		45	ns	
	LO turnon propagation delay LI rising to LOH rising		$T_J = 25^{\circ}C$	28.0			
LPLH	LO turnon propagation delay	LI IISING TO LOH IISING	$T_J = -40^{\circ}C$ to $125^{\circ}C$		45	ns	
			$T_J = 25^{\circ}C$	26.	5		
THPHL	HO turnoff propagation delay	HI failing to HOL failing	$T_J = -40^{\circ}C$ to $125^{\circ}C$		45	ns	
			T <sub>J</sub> = 25°C	28	3		
<sup>I</sup> HPLH	HO turnon propagation delay	HI rising to HOH rising	$T_J = -40^{\circ}C$ to $125^{\circ}C$		45.0	ns	
	Delay matching	T <sub>J</sub> = 25°C		1.	5		
τ <sub>MON</sub>	LO on and HO off	$T_J = -40^{\circ}C$ to $125^{\circ}C$			8	ns	
	Delay matching	$T_J = 25^{\circ}C$		1.	5		
t <sub>MOFF</sub>	LO off and HO on	$T_J = -40^{\circ}C$ to $125^{\circ}C$			8	ns	
t <sub>HRC</sub>	HO rise time (0.5 V – 4.5 V)	C <sub>L</sub> = 1000 pF		-	7	ns	
t <sub>LRC</sub>	LO rise time (0.5 V – 4.5 V)	C <sub>L</sub> = 1000 pF		-	7	ns	
t <sub>HFC</sub>	HO fall time (0.5 V – 4.5 V)	C <sub>L</sub> = 1000 pF		3.5	5	ns	
t <sub>LFC</sub>	LO fall time (0.5 V – 4.5 V)	C <sub>L</sub> = 1000 pF		3.5	5	ns	
t <sub>PW</sub>	Minimum input pulse width that changes the output			10	)	ns	
t <sub>BS</sub>	Bootstrap diode reverse recovery time	$I_{\rm F} = 100  {\rm mA},  I_{\rm R} = 100  {\rm mA}$		40	)	ns	





Figure 1. Timing Diagram

LM5113-Q1 JAJSD15B – MARCH 2017 – REVISED MARCH 2018



www.ti.com

## 6.7 Typical Characteristics





### **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**





## 7 Detailed Description

## 7.1 Overview

The LM5113-Q1 is a high-frequency, high- and low- side gate driver for enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck, boost, or half bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113-Q1 has split-gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

The LM5113-Q1 can operate up to several MHz, and is available in a standard 10-pin WSON package that contains an exposed pad to aid power dissipation.

## 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 7.3 Feature Description

#### 7.3.1 Input and Output

The input pins of the LM5113-Q1 are independently controlled with TTL input thresholds and can withstand voltages up to 12 V regardless of the VDD voltage. This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 12-V power supply, eliminating the need for a buffer stage

The output pulldown and pullup resistance of LM5113-Q1 is optimized for enhancement mode GaN FETs to achieve high frequency and efficient operation. The  $0.6-\Omega$  pulldown resistance provides a robust low impedance turnoff path necessary to eliminate undesired turnon induced by high dv/dt or high di/dt. The 2.1- $\Omega$  pullup resistance helps reduce the ringing and over-shoot of the switch node voltage. The split outputs of the LM5113-Q1 offer flexibility to adjust the turnon and turnoff speed by independently adding additional impedance in either the turnon path, the turnoff path, or both.

If the input signal for either of the two channels, HI or LI, is not used, the control pin must be tied to either VDD or VSS. These inputs must not be left floating.

#### LM5113-Q1 JAJSD15B – MARCH 2017 – REVISED MARCH 2018

**NSTRUMENTS** 

FXAS

### Feature Description (continued)

Additionally, the input signals avoid pulses shorter than 3 ns by using the input filter to the HI and LI input pins. The values and part numbers of the circuit components are shown in the Figure 16.



Figure 16. Input Filter 1 (High-Side Input Filter)

If short pulses or short delays are required, the circuit in Figure 17 is recommended.



Copyright © 2017, Texas Instruments Incorporated

#### Figure 17. Input Filter 1 for Short Pulses (High-Side Input Filter)

#### 7.3.2 Start-Up and UVLO

The LM5113-Q1 has an undervoltage lockout (UVLO) on both the VDD and bootstrap supplies. When the VDD voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored to prevent the GaN FETs from being partially turned on. Also, if there is insufficient VDD voltage, the UVLO actively pulls the LOL and HOL low. When the VDD voltage is above its UVLO threshold, but the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only HOL is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

The startup voltage sequencing for this device is as follows: VDD voltage first, with the VIN voltage present thereafter.

The LM5113-Q1 requires an external bootstrap diode with a 100  $\Omega$  series resistor from VDD to HB to charge the high side supply on a cycle basis. The recommended bootstrap diode options are BAT46, BAT41, or LL4148.

CONDITION (V <sub>HB-HS</sub> > V <sub>HBR</sub> for all cases below)	HI	LI	НО	LO
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	Н	L	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	L	Н	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	Н	Н	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	L	L	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	Н	L	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	L	Н	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	Н	Н	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	L	L	L	L

Table 1. VDD UVLO Feature Logic Operation

-	•		
HI	LI	НО	LO
н	L	L	L
L	н	L	н
н	Н	L	н
L	L	L	L
н	L	L	L
L	Н	L	Н
Н	Н	L	Н
L	L	L	L
	HI H L H L H L H L	HI         LI           H         L           L         H           L         H           H         H           L         L           H         H           L         L           H         H           L         H           H         L           H         H           L         H           L         H           H         H           H         H           H         H	HI         LI         HO           H         L         L           L         H         L           L         H         L           H         H         L           H         H         L           H         H         L           L         L         L           H         H         L           H         L         L           H         L         L           H         H         L           H         H         L           L         H         L           L         L         L

## Table 2. V<sub>HB-HS</sub> UVLO Feature Logic Operation

## 7.3.3 HS Negative Voltage and Bootstrap Supply Voltage Clamping

Due to the intrinsic nature of enhancement mode GaN FETs, the source-to-drain voltage of the bottom switch is usually higher than a diode forward voltage drop when the gate is pulled low. This causes negative voltage on HS pin. Moreover, this negative voltage transient may become even more pronounces due to the effects of board layout and device drain/source parasitic inductances. With high-side driver using the floating bootstrap configuration, negative HS voltage can lead to an excessive bootstrap voltage, which can damage the high-side GaN FET. The LM5113-Q1 solves this problem with an internal clamping circuit that prevents the bootstrap voltage from exceeding 5.2 V typical.

### 7.3.4 Level Shift

The level-shift circuit is the interface from the high-side input to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the HO output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver. Typical delay matching between LO and HO is around 1.5 ns.

## 7.4 Device Functional Modes

Table 3 shows the device truth table.

HI	LI	НОН	HOL	LOH	LOL
L	L	Open	L	Open	L
L	Н	Open	L	Н	Open
Н	L	Н	Open	Open	L
Н	Н	Н	Open	Н	Open

### Table 3. Truth Table



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

To operate GaN transistors at very high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the GaN transistor. Also, gate drivers are indispensable when the outputs of the PWM controller do not meet the voltage or current levels needed to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal, which cannot effectively turn on a power switch. A level-shift circuit is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to fully turn on the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also address other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate-charge power losses from the controller into the driver.

The LM5113-Q1 is a MHz high- and low-side gate driver for enhancement mode GaN FETs in a synchronous buck, boost, or half-bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113-Q1 has split gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.



### 8.2 Typical Application

The circuit in Figure 18 shows a synchronous buck converter to evaluate the LM5113-Q1 device. Detailed synchronous buck converter specifications are listed in *Design Requirements*. The active clamping voltage mode controller LM5025 is used for close-loop control and generates the PWM signals of the buck switch and the synchronous switch. For more information, see *Figure 18*.



Input 15 V to 60 V, output 10 V, 800 kHz





### **Typical Application (continued)**

#### 8.2.1 Design Requirements

Table 4 lists the design requirements for the typical application.

5							
PARAMETER	SPECIFICATION						
Input operating range	15 – 60 V						
Output voltage	10 V						
Output current, 48-V input	10 A						
Output current, 60-V input	7 A						
Efficiency at 48 V, 10 A	>90%						
Frequency	800 kHz						

#### **Table 4. Design Parameters**

#### 8.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LM5113-Q1 in a synchronous buck converter with enhancement mode GaN FET. Refer to Figure 18 for component names and network locations. For additional design help, see *Figure 18*.

#### 8.2.2.1 VDD Bypass Capacitor

The VDD bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 1.

$$C_{VDD} > \frac{Q_{gH} + Q_{gL} + Q_{rr}}{\Delta V}$$

where

- $Q_{aH}$  and  $Q_{aL}$  are gate charge of the high-side and low-side transistors, respectively.
- Q<sub>rr</sub> is the reverse recovery charge of the bootstrap diode, which is typically around 4 nC.
- $\Delta V$  is the maximum allowable voltage drop across the bypass capacitor.

TI recommends a  $0.1-\mu$ F or larger value, good quality, ceramic capacitor. The bypass capacitor must be placed as close as possible to the pins of the ICto minimize the parasitic inductance.

### 8.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side switch, DC bias power for HB UVLO circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 2.

$$C_{BST} > \frac{Q_{gH} + I_{HB} \times t_{ON} + Q_{rr}}{\Lambda V}$$

where

- $I_{HB}$  is the quiescent current of the high-side driver.
- t<sub>on</sub> is the maximum on-time period of the high-side transistor.

(2)

(1)

A good-quality, ceramic capacitor must be used for the bootstrap capacitor. TI recommends placement of the bootstrap capacitor as close as possible to the HB and HS pin.



#### 8.2.2.3 Power Dissipation

LM5113-Q1 JAJSD15B – MARCH 2017 – REVISED MARCH 2018

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It must be kept below the maximum power-dissipation limit of the package at the operating temperature. The total power dissipation of the LM5113-Q1 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as:

 $\mathsf{P} = \left(\mathsf{C}_{\mathsf{LoadH}} + \mathsf{C}_{\mathsf{LoadL}}\right) \times \mathsf{V}_{\mathsf{DD}}^2 \times \mathsf{f}_{\mathsf{SW}}$ 

where

•  $C_{LoadH}$  and  $C_{LoadL}$  are the high-side and the low-side capacitive loads, respectively. (3)

It can also be calculated with the total input gate charge of the high-side and the low-side transistors as:

$$P = (Q_{gH} + Q_{gL}) \times V_{DD} \times f_{SW}$$
(4)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. Figure 19 shows the measured gate-driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equations. This plot can be used to approximate the power losses due to the gate drivers.



Gate-driver power dissipation (LO+HO), VDD = +5 V

Figure 19. Neglecting Bootstrap Diode Losses

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages ( $V_{IN}$ ) to the half bridge also result in higher reverse recovery losses.

Figure 20 and Figure 21 show the forward bias power loss and the reverse bias power loss of the bootstrap diode, respectively. The plots are generated based on calculations and lab measurements of the diode reverse time and current under several operating conditions. The plots can be used to predict the bootstrap diode power loss under different operating conditions.

Copyright © 2017-2018, Texas Instruments Incorporated





The sum of the driver loss and the bootstrap diode loss is the total power loss of the IC. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as Equation 5.



LM5113-Q1

## 8.2.3 Application Curves





www.ti.com

(5)



## 9 Power Supply Recommendations

The recommended bias supply voltage range for LM5113-Q1 is from 4.5 V to 5.5 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the VDD supply circuit. TI recommends keeping proper margin to allow for transient voltage spikes while not violating the LM5113-Q1 absolute maximum VDD voltage rating and the GaN transistor gate breakdown voltage limit.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the VDD voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, VDDH. If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5-V range, the voltage ripple on the VDD power supply output must be smaller than the hysteresis specification of LM5113-Q1 UVLO to avoid triggering device shutdown.

A local bypass capacitor must be placed between the VDD and VSS pins. This capacitor must be located as close as possible to the device. A low-ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100-nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220-nF to 10- $\mu$ F, for IC bias requirements.



www.tij.co.jp

## 10 Layout

### 10.1 Layout Guidelines

Small gate capacitance and miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt, coupled with a low gate-threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some recommendations.

- 1. The first priority in designing the layout of the driver is to confine the high peak currents that charge and discharge the GaN FETs gate into a minimal physical area. This decreases the loop inductance and minimize noise issues on the gate terminal of the GaN FETs. The GaN FETs must be placed close to the driver.
- 2. The second high current path includes the bootstrap capacitor, the local ground referenced VDD bypass capacitor, and low-side GaN FET. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
- 3. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver. TI recommends connecting the HS pin and VSS pin to the respective source of the high-side and low-side transistors with a short and low-inductance path.
- 4. The parasitic source inductance, along with the gate capacitor and the driver pulldown path, can form an LCR resonant tank, resulting in gate voltage oscillations. An optional resistor or ferrite bead can be used to damp the ringing.
- 5. Low ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak current being drawn from VDD during turnon of the FETs. Keeping guideline number 1 above (minimized GaN FETs gate driver loop) as the first priority, it is also desirable to place the VDD decoupling capacitor and the HB to HS bootstrap capacitor on the same side of the PC board as the driver. The inductance of vias can impose excessive ringing on the IC pins.
- 6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR ceramic capacitors adjacent to the GaN FETs.

Figure 24 and Figure 25 show recommended layout patterns for the 10-pin WSON package. Two cases are considered: (1) Without any gate resistors, and (2) with an optional turnon gate resistor. Note that 0402 surface mount package is assumed for the passive components in Figure 24 and Figure 25.





Resistors Figure 25. 10-Pin WSON With HOH and LOH Gate Resistors

### **10.2 Layout Example**

Figure 24. 10-Pin WSON Without Gate Resistors



#### www.tij.co.jp

## 11 デバイスおよびドキュメントのサポート

## 11.1 ドキュメントのサポート

### 11.1.1 関連資料

関連資料については、以下を参照してください。 『AN-2149 LM5113評価ボード』(SNVA484)

## 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer)コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

## 11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM5113QDPRRQ1	Active	Production	WSON (DPR)   10	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5113Q
LM5113QDPRRQ1.A	Active	Production	WSON (DPR)   10	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5113Q

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM5113-Q1 :

• Catalog : LM5113



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

## **TAPE AND REEL INFORMATION**





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LM5113QDPRRQ1	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

12-Mar-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5113QDPRRQ1	WSON	DPR	10	4500	367.0	367.0	35.0

## **DPR0010A**



## **PACKAGE OUTLINE**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



## **DPR0010A**

## **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



## **DPR0010A**

## **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated