

TPA2012D2 2.1W/チャンネル、ステレオ、フィルタフリー、Class-Dオーディオ・パワー・アンプ

1 特長

- パッケージ毎の出力電力
 - WQFN:
 - 2.1W/Ch: 4Ω, 5V
 - 1.4W/Ch: 8Ω, 5V
 - 720mW/Ch: 8Ω, 3.6V
 - DSBGA:
 - 1.2W/Ch: 4Ω, 5V (熱により制限あり)
 - 1.3W/Ch: 8Ω, 5V
 - 720mW/Ch: 8Ω, 3.6V
- 必要な外部部品が2個のみ
- 電源電圧範囲: 2.5V~5.5V
- チャンネル別のシャットダウン制御
- 選択可能なゲイン: 6、12、18、24dB
- シャットダウン・ピンの内部プルダウン抵抗
- 高PSRR: 77dB (217Hz時)
- 短いスタートアップ時間(3.5ms)
- 低消費電力
- 低シャットダウン電流
- 短絡保護と熱保護
- 省スペースのパッケージ
 - 2.01mm×2.01mm NanoFree™ DSBGA (YZH)
 - 4mm×4mm Thin QFN (RTJ)、PowerPAD™

2 アプリケーション

- ワイヤレスまたは携帯電話ハンドセットおよびPDA
- 携帯DVDプレーヤー
- ノートPC
- 携帯ラジオ
- 携帯ゲーム機
- 教育玩具
- USBスピーカー

3 概要

TPA2012D2はステレオ、フィルタフリーのClass-Dオーディオ・アンプで、DSBGAまたはWQFNパッケージで供給されます。TPA2012D2の動作に必要な外付け部品は2個だけです。

TPA2012D2は、チャンネル別に独立のシャットダウン制御が可能です。G0、G1ゲイン選択ピンの設定により、6、12、18、24dBのゲインを選択できます。さらに、高PSRRおよび差動アーキテクチャにより、ノイズ耐性とRF整流が強化されています。これらの特長に加え、起動時間が短く、小型パッケージのTPA2012D2 Class-Dアンプは、携帯電話とPDAのどちらにも理想的な選択肢です。

TPA2012D2は、8Ωの負荷で1.4W/Ch (5V)または720mW/Ch (3.6V)を駆動できます。TPA2012D2は4Ω負荷も駆動可能です。DSBGAのTPA2012D2は熱的な制限があり、4Ωで2.1W/Chを実現できない可能性があります。


DSBGAでの最大出力電力は、基板の放熱能力によって決まります。DSBGAで、WQFNパッケージに関連して熱的に制限されている領域を図33に示します。TPA2012D2は、過熱保護と短絡保護の機能を備えています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPA2012D2	DSBGA (16)	2.01mm×2.01mm
	WQFN (20)	4.00mm×4.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

簡略化されたアプリケーション回路図



Copyright © 2016, Texas Instruments Incorporated

目次

1	特長	1	9.3	Feature Description	13
2	アプリケーション	1	9.4	Device Functional Modes	15
3	概要	1	10	Application and Implementation	16
4	改訂履歴	2	10.1	Application Information	16
5	Device Comparison Table	3	10.2	Typical Applications	16
6	Pin Configuration and Functions	3	11	Power Supply Recommendations	19
7	Specifications	4	11.1	Power Supply Decoupling Capacitor	19
7.1	Absolute Maximum Ratings	4	12	Layout	19
7.2	ESD Ratings	4	12.1	Layout Guidelines	19
7.3	Recommended Operating Conditions	4	12.2	Layout Examples	21
7.4	Thermal Information	4	12.3	Efficiency and Thermal Considerations	23
7.5	Electrical Characteristics	5	13	デバイスおよびドキュメントのサポート	24
7.6	Dissipation Rating Table	5	13.1	ドキュメントの更新通知を受け取る方法	24
7.7	Typical Characteristics	6	13.2	コミュニティ・リソース	24
8	Parameter Measurement Information	12	13.3	商標	24
9	Detailed Description	13	13.4	静電気放電に関する注意事項	24
9.1	Overview	13	13.5	Glossary	24
9.2	Functional Block Diagram	13	14	メカニカル、パッケージ、および注文情報	24

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision E (September 2016) から Revision F に変更	Page
「製品情報」表内の本体サイズの値を変更: DSBGAは4.00 mm×4.00mmから2.01mm×2.01mmへ、WQFNは2.01mm×2.01mmから4.00mm×4.00mmへ	1


Revision D (June 2008) から Revision E に変更	Page
「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加 - データシートの末尾にあるPOAを参照し、利用可能なオプションの表を 削除 - Deleted previous application schematics: Typical Application Circuit (previously Figure 33), TPA2012D2 Application Schematic With Differential Input and Input Capacitors (previously Figure 34), and TPA2012D2 Application Schematic With Single-Ended Input (previously Figure 35)	1 1 16

5 Device Comparison Table


DEVICE NO.	SPEAKER AMP TYPE	SPECIAL FEATURE	OUTPUT POWER (M)	PSRR (dB)
TPA2012D2	Class D	—	2.1	71
TPA2016D2	Class D	AGC/DRC	2.8	80
TPA2026D2	Class D	AGC/DRC	3.2	80

6 Pin Configuration and Functions

**YZH Package
16-Pin DSBGA
Top View**



**RTJ Package
20-Pin WQFN
Top View**



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DSBGA	WQFN		
AGND	C3	18	I	Analog ground
AVDD	D2	9	I	Analog supply (must be same voltage as PVDD)
G0	C2	15	I	Gain select (LSB)
G1	B2	1	I	Gain select (MSB)
INL–	B1	19	I	Left channel negative input
INL+	A1	20	I	Left channel positive input
INR–	C1	17	I	Right channel negative input
INR+	D1	16	I	Right channel positive input
NC	—	6, 10	—	No internal connection
OUTL–	A4	5	O	Left channel negative differential output
OUTL+	A3	2	O	Left channel positive differential output
OUTR–	D4	11	O	Right channel negative differential output
OUTR+	D3	14	O	Right channel positive differential output
PGND	C4	4, 12	I	Power ground
PVDD	A2	3, 13	I	Power supply (must be same voltage as AVDD)
SDL	B4	7	I	Left channel shutdown terminal (active low)
SDR	B3	8	I	Right channel shutdown terminal (active low)
Thermal Pad	—	—	—	Connect the thermal pad of WQFN package to PCB GND

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{SS} (AVDD, PVDD)	Active mode	−0.3	6	V
	Shutdown mode	−0.3	7	
Input voltage, V_I		−0.3	$V_{DD} + 0.3$	V
Continuous total power dissipation		See Dissipation Rating Table		
Operating junction temperature, T_J		−40	150	°C
Storage temperature, T_{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{SS}	Supply voltage, AVDD, PVDD	2.5	5.5	V
V_{IH}	High-level input voltage, $\overline{SDL}$, $\overline{SDR}$, G0, G1	1.3		V
V_{IL}	Low-level input voltage, $\overline{SDL}$, $\overline{SDR}$, G0, G1		0.35	V
T_A	Operating free-air temperature	−40	85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPA2012D2		UNIT
		YZH (DSBGA)	RTJ (WQFN)	
		16 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	71.4	34.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	34.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14	11.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.8	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	13.3	11.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	3.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{ool}	Output offset voltage (measured differentially)	Inputs ac grounded, A _V = 6 dB, V _{DD} = 2.5 to 5.5 V			5	25	mV
PSRR	Power supply rejection ratio	V _{DD} = 2.5 to 5.5 V			−75	−55	dB
V _{icm}	Common-mode input voltage			0.5	V _{DD} − 0.8		V
CMRR	Common-mode rejection ration	Inputs shorted together, V _{DD} = 2.5 to 5.5 V			−69	−50	dB
I _{IH}	High-level input current	V _{DD} = 5.5 V, V _I = V _{DD}				50	μA
I _{IL}	Low-level input current	V _{DD} = 5.5 V, V _I = 0 V				5	μA
I _{DD}	Supply current	V _{DD} = 5.5 V, no load or output filter			6	9	mA
		V _{DD} = 3.6 V, no load or output filter			5	7.5	
		V _{DD} = 2.5 V, no load or output filter			4	6	
		Shutdown mode				1.5	μA
r _{DS(on)}	Static drain-source on-state resistance	V _{DD} = 5.5 V			500		mΩ
		V _{DD} = 3.6 V			570		
		V _{DD} = 2.5 V			700		
	Output impedance in shutdown mode	V _(SDR, SDR) = 0.35 V			2		kΩ
f _(sw)	Switching frequency	V _{DD} = 2.5 V to 5.5 V		250	300	350	kHz
	Closed-loop voltage gain	G0, G1 = 0.35 V		5.5	6	6.5	dB
		G0 = V _{DD} , G1 = 0.35 V		11.5	12	12.5	
		G0 = 0.35 V, G1 = V _{DD}		17.5	18	18.5	
		G0, G1 = V _{DD}		23.5	24	24.5	
OPERATING CHARACTERISTICS, R _L = 8 Ω							
P _O	Output power (per channel)	R _L = 8 Ω	V _{DD} = 5 V, f = 1 kHz, THD = 10%	1.4		W	
			V _{DD} = 3.6 V, f = 1 kHz, THD = 10%	0.72			
		R _L = 4 Ω	V _{DD} = 5 V, f = 1 kHz, THD = 10%		2.1		
THD+N	Total harmonic distortion plus noise	P _O = 1 W, V _{DD} = 5 V, A _V = 6 dB, f = 1 kHz		0.14%			
		P _O = 0.5 W, V _{DD} = 5 V, A _V = 6 dB, f = 1 kHz		0.11%			
	Channel crosstalk	f = 1 kHz		−85		dB	
k _{SVR}	Supply ripple rejection ratio	V _{DD} = 5 V, A _V = 6 dB, f = 217 Hz		−77		dB	
		V _{DD} = 3.6 V, A _V = 6 dB, f = 217 Hz		−73			
CMRR	Common mode rejection ratio	V _{DD} = 3.6 V, V _{IC} = 1 V _{pp} , f = 217 Hz		−69		dB	
	Input impedance	A _V = 6 dB		28.1		kΩ	
		A _V = 12 dB		17.3			
		A _V = 18 dB		9.8			
		A _V = 24 dB		5.2			
	Start-up time from shutdown	V _{DD} = 3.6 V		3.5		ms	
V _n	Output voltage noise	V _{DD} = 3.6 V, f = 20 to 20 kHz, inputs are ac grounded, A _V = 6 dB	No weighting	35		μV	
			A weighting	27			

7.6 Dissipation Rating Table

PACKAGE	$T_A = 25^\circ\text{C}$ POWER RATING ⁽¹⁾	DERATING FACTOR	$T_A = 75^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
RTJ	5.2 W	41.6 mW/ $^\circ\text{C}$	3.12 W	2.7 W
YZH	1.2 W	9.12 mW/ $^\circ\text{C}$	690 mW	600 mW

(1) This data was taken using 2-oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in $\times$ 3 in PCB.

7.7 Typical Characteristics




Figure 1. Total Harmonic Distortion vs Output Power




Figure 2. Total Harmonic Distortion vs Output Power




Figure 3. Total Harmonic Distortion vs Output Power




Figure 4. Total Harmonic Distortion vs Output Power




Figure 5. Total Harmonic Distortion vs Frequency




Figure 6. Total Harmonic Distortion vs Frequency

Typical Characteristics (continued)




Figure 7. Total Harmonic Distortion vs Frequency




Figure 8. Total Harmonic Distortion vs Frequency




Figure 9. Total Harmonic Distortion vs Frequency




Figure 10. Total Harmonic Distortion vs Frequency




Figure 11. Supply Current vs Shutdown Voltage










Figure 12. Supply Current vs Supply Voltage

Typical Characteristics (continued)

Figure 13. Supply Current vs Output Power

Figure 14. Supply Current vs Output Power

Figure 15. Crosstalk vs Frequency

Figure 16. Crosstalk vs Frequency

Figure 17. Power Supply Rejection Ratio vs Frequency

Figure 18. Power Supply Rejection Ratio vs Frequency

Typical Characteristics (continued)




Figure 19. Common-Mode Rejection Ratio vs Common-Mode Input Voltage




Figure 20. Common-Mode Rejection Ratio vs Frequency




Figure 21. GSM Power Supply Rejection vs Time




Figure 22. Power Supply Rejection vs Frequency




Figure 23. Supply Voltage Rejection Ratio vs DC Common-Mode Voltage




Figure 24. Power Dissipation vs Output Power

Typical Characteristics (continued)




Figure 25. Power Dissipation vs Output Power




Figure 26. Efficiency vs Output Power




Figure 27. Efficiency vs Output Power




Figure 28. Power Dissipation vs Output Power




Figure 29. Power Dissipation vs Output Power




Figure 30. Efficiency vs Output Power

Typical Characteristics (continued)




Figure 31. Efficiency vs Output Power




Figure 32. Output Power vs Supply Voltage





Figure 33. Output Power vs Load Resistance

8 Parameter Measurement Information

All parameters are measured according to the conditions described in the [Specifications](#). Figure 34 shows the setup used for the typical characteristics of the test device.



Copyright © 2016, Texas Instruments Incorporated

- (1) C_1 was shorted for any common-mode input voltage measurement.
- (2) A 33- μ H inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- (3) The 30-kHz low-pass filter is required even if the analyzer has an internal low-pass filter. An RC low-pass filter (100 Ω , 47 nF) is used on each output for the data sheet graphs.

Figure 34. Test Setup For Graphs (Per Channel)


9 Detailed Description

9.1 Overview

The TPA2012D2 is capable of driving 1.4 W/Ch at 5-V or 720 mW/Ch at 3.6-V into 8 Ω . The TPA2012D2 is also capable of driving a load of 4 Ω .

The TPA2012D2 feature independent shutdown controls for each channel. High PSRR and differential architecture provide increased immunity to noise and RF rectification. The TPA2012D2 provides thermal and short-circuit protection.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Fixed Gain Setting

The TPA2012D2 has 4 selectable fixed gains: 6 dB, 12 dB, 18 dB, and 24 dB. Connect the G0 and G1 pins as shown in [Table 1](#).

Table 1. Gain Setting


G1	G0	GAIN (V/V)	GAIN (dB)	INPUT IMPEDANCE (R_i , k Ω)
0	0	2	6	28.1
0	1	4	12	17.3
1	0	8	18	9.8
1	1	16	24	5.2

9.3.2 Short-Circuit Protection

TPA2012D2 goes to low duty cycle mode when a short-circuit event happens. To return to normal duty cycle mode, the device must be reset. The shutdown mode can be set through the SDL and SDR pins, or the device can be turned off and turned on to return to normal duty cycle mode. This feature protects the device without affecting long-term reliability.

9.3.3 Operation With DACs and CODECs

In using Class-D amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when mixing of the output frequencies of the CODEC and DAC mix with the switching frequencies of the audio amplifier input stage. The noise increase can be solved by placing a low-pass filter between the CODEC, DAC, and audio amplifier. This filters off the high frequencies that cause the problem and allow proper performance. The recommended resistor value is 100 Ω and the capacitor value of 47 nF. [Figure 35](#) shows the typical input filter.


Figure 35. Reducing Out-of-Band DAC Noise With External Input Filter

9.3.4 Filter-Free Operation and Ferrite Bead Filters

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter and the frequency sensitive circuit is greater than 1 MHz. This filter functions well for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. When choosing a ferrite bead, choose one with high impedance at high frequencies, and very low impedance at low frequencies. In addition, select a ferrite bead with adequate current rating to prevent distortion of the output signal.

Use an LC output filter if there are low frequency (< 1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker.

[Figure 36](#) shows typical ferrite bead and LC output filters.




Figure 36. Typical Ferrite Chip Bead Filter (Chip Bead Example: TDK – MPZ1608S221A)

9.4 Device Functional Modes

9.4.1 Shutdown Mode

The TPA2012D2 amplifier can be put in shutdown mode when asserting SDR and SDL pins to a logic LOW. While in shutdown mode, the device output stage is turned off and the current consumption is very low.

10 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device. Each of these configurations can be realized using the evaluation modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit e2e.ti.com for design assistance and join the audio amplifier discussion forum for additional information.

10.2 Typical Applications

10.2.1 TPA2012D2 With Differential Input Signal



Copyright © 2016, Texas Instruments Incorporated

Figure 37. Typical Application Schematic With Differential Input Signals

Typical Applications (continued)

10.2.1.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#).

Table 2. Design Parameters

PARAMETER	VALUE
Power supply	5 V
Enable inputs	High > 1.3 V
	Low < 0.35 V
Speaker	8 Ω

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Surface Mount Capacitors

Temperature and applied DC voltage influence the actual capacitance of high-K materials. [Table 3](#) shows the relationship between the different types of high-K materials and their associated tolerances, temperature coefficients, and temperature ranges. Notice that a capacitor made with X5R material can lose up to 15% of its capacitance within its working temperature range.

In an application, the working capacitance of components made with high-K materials is generally much lower than nominal capacitance. A worst-case result with a typical X5R material might be –10% tolerance, –15% temperature effect, and –45% DC voltage effect at 50% of the rated voltage. This particular case would result in a working capacitance of 42% ($0.9 \times 0.85 \times 0.55$) of the nominal value.

Select high-K ceramic capacitors according to the following rules:

1. Use capacitors made of materials with temperature coefficients of X5R, X7R, or better.
2. Use capacitors with DC voltage ratings of at least twice the application voltage. Use minimum 10-V capacitors for the TPA2012D2.
3. Choose a capacitance value at least twice the nominal value calculated for the application. Multiply the nominal value by a factor of 2 for safety. If a 10- μ F capacitor is required, use 20 μ F.

The preceding rules and recommendations apply to capacitors used in connection with the TPA2012D2. The TPA2012D2 cannot meet its performance specifications if the rules and recommendations are not followed.

Table 3. Typical Tolerance and Temperature Coefficient of Capacitance by Material

MATERIAL	COG/NPO	X7R	X5R
Typical tolerance	$\pm 5\%$	$\pm 10\%$	80% to –20%
Temperature	± 30 ppm	$\pm 15\%$	22% to –82%
Temperature range ($^{\circ}$ C)	–55 $^{\circ}$ C to 125 $^{\circ}$ C	–55 $^{\circ}$ C to 125 $^{\circ}$ C	–30 $^{\circ}$ C to 85 $^{\circ}$ C

10.2.1.2.2 Decoupling Capacitor (C_S)

The TPA2012D2 is a high-performance Class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μ F, placed as close as possible to the device PV_{DD} lead works best. Placing this decoupling capacitor close to the TPA2012D2 is important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 4.7 μ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

10.2.1.2.3 Input Capacitors (C_i)

The TPA2012D2 does not require input coupling capacitors if the design uses a differential source that is biased from 0.5 V to $V_{DD} - 0.8$ V. If the input signal is not biased within the recommended common-mode input range, if high-pass filtering is needed (see [Figure 37](#)), or if using a single-ended source (see [Figure 38](#)), input coupling capacitors are required.

The input capacitors and input resistors form a high-pass filter with the corner frequency, f_c , determined in Equation 1.

$$f_c = \frac{1}{(2\pi R_I C_I)} \quad (1)$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Not using input capacitors can increase output offset.

Equation 2 is used to solve for the input coupling capacitance.

$$C_I = \frac{1}{(2\pi R_I f_c)} \quad (2)$$

If the corner frequency is within the audio band, the capacitors should have a tolerance of $\pm 10\%$ or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

10.2.1.3 Application Curves


For application curves, see the figures listed in Table 4.

Table 4. Table of Graphs

DESCRIPTION	FIGURE NO. ⁽¹⁾
THD+N vs Output power	Figure 1
THD+N vs Frequency	Figure 5
Power dissipation vs Output power	Figure 24
Output power vs Supply voltage	Figure 32

(1) All figure numbers have a hyperlink to a figure in the [Typical Characteristics](#).

10.2.2 TPA2012D2 With Single-Ended Input Signal



Copyright © 2016, Texas Instruments Incorporated

Figure 38. Typical Application Schematic With Single-Ended Input Signal

10.2.2.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#).

10.2.2.2 Detailed Design Procedure

For the design procedure, see [Detailed Design Procedure](#) from the previous example.

10.2.2.3 Application Curves

For application curves, see the figures listed in [Table 4](#).

11 Power Supply Recommendations

The TPA2012D2 is designed to operate from an input voltage supply range from 2.5 V to 5.5 V. Therefore, the output voltage range of the power supply must be within this range. The current capability of upper power must not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling Capacitor

The TPA2012D2 requires adequate power supply decoupling to ensure a high efficiency operation with low total harmonic distortion (THD). Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1-μF, within 2 mm of the PVDD/AVDD pins. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. In addition to the 0.1-μF ceramic capacitor, TI recommends placing a 2.2-μF to 10-μF capacitor on the PVDD/AVDD supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any droop in the supply voltage.

12 Layout

12.1 Layout Guidelines

12.1.1 Pad Side

In making the pad size for the DSBGA balls, TI recommends that the layout use non-solder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. [Figure 39](#) and [Table 5](#) shows the appropriate diameters for a DSBGA layout. The TPA2012D2 evaluation module (EVM) layout is shown in the next section as a layout example.

Table 5. Land Pattern Dimensions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK ⁽⁵⁾ OPENING	COPPER THICKNESS	STENCIL ⁽⁶⁾⁽⁷⁾ OPENING	STENCIL THICKNESS
Nonsolder mask defined (NSMD)	275 μm (+0.0, –25 μm)	375 μm (+0.0, –25 μm)	1 oz max (32 μm)	275 μm × 275 μm (square) (rounded corners)	125 μm

- (1) Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.
- (2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern
- (6) Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.
- (7) Trace routing away from DSBGA device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.




Figure 39. Land Pattern Dimensions

12.1.2 Component Location

Place all the external components very close to the TPA2012D2. Placing the decoupling capacitor, C_S , close to the TPA2012D2 is important for the efficiency of the Class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

12.1.3 Trace Width

Recommended trace width at the solder balls is 75 μm to 100 μm to prevent solder wicking onto wider PCB traces.

For high current pins (PV_{DD} , PGND, and audio output pins) of the TPA2012D2, use 100- μm trace widths at the solder balls and at least 500- μm PCB traces to ensure proper performance and output power for the device.

For the remaining signals of the TPA2012D2, use 75- μm to 100- μm trace widths at the solder balls. The audio input pins (INR $\pm$ and INL $\pm$) must run side-by-side to maximize common-mode noise cancellation.

12.2 Layout Examples




Figure 40. TPA2012D2 DSBGA Layout Example

Layout Examples (continued)





Figure 41. TPA2012D2 WQFN Layout Example

12.3 Efficiency and Thermal Considerations

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the packages are shown in the dissipation rating table. Converting this to θ_{JA} for the WQFN package with [Equation 3](#).

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.041} = 24^{\circ}\text{C} / \text{W} \quad (3)$$

Given θ_{JA} of $24^{\circ}\text{C}/\text{W}$, the maximum allowable junction temperature of 150°C , and the maximum internal dissipation of 1.5 W (0.75 W per channel) for 2.1 W per channel, 4- Ω load, 5-V supply, from [Figure 25](#), the maximum ambient temperature can be calculated with [Equation 4](#).

$$T_{A\text{Max}} = T_{J\text{Max}} - \theta_{JA}P_{D\text{max}} = 150 - 24(1.5) = 114^{\circ}\text{C} \quad (4)$$

[Equation 4](#) shows that the calculated maximum ambient temperature is 114°C at maximum power dissipation with a 5-V supply and a 4- Ω load. The TPA2012D2 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using speakers more resistive than 4- Ω dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

13.3 商標

NanoFree, PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPA2012D2RTJR	Active	Production	QFN (RTJ) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2RTJR.B	Active	Production	QFN (RTJ) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2RTJRG4.B	Active	Production	QFN (RTJ) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2RTJT	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2RTJT.B	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2RTJTG4	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AKS
TPA2012D2YZHR	Active	Production	DSBGA (YZH) 16	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKR
TPA2012D2YZHR.B	Active	Production	DSBGA (YZH) 16	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKR
TPA2012D2YZHT	Active	Production	DSBGA (YZH) 16	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKR
TPA2012D2YZHT.B	Active	Production	DSBGA (YZH) 16	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKR

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2012D2RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2012D2RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2012D2RTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2012D2YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPA2012D2YZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2012D2RTJR	QFN	RTJ	20	3000	367.0	367.0	36.0
TPA2012D2RTJR	QFN	RTJ	20	3000	346.0	346.0	33.0
TPA2012D2RTJT	QFN	RTJ	20	250	182.0	182.0	20.0
TPA2012D2YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0
TPA2012D2YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0

EXAMPLE BOARD LAYOUT


YZH0016

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



SOLDER MASK DETAILS
NOT TO SCALE

4226617/A 03/2021

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZH0016

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
 BASED ON 0.075 mm THICK STENCIL
 SCALE: 30X

4226617/A 03/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

GENERIC PACKAGE VIEW


RTJ 20

WQFN - 0.8 mm max height

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



DATA BOOK
PACKAGE OUTLINE


LEADFRAME EXAMPLE
4222370

DRAFTSMAN: H. DENG		DATE: 09/12/2016			DIMENSIONS IN MILLIMETERS		
DESIGNER: H. DENG		DATE: 09/12/2016	 TEXAS INSTRUMENTS SEMICONDUCTOR OPERATIONS CODE IDENTITY NUMBER 01295				
CHECKER: V. PAKU & T. LEQUANG		DATE: 09/12/2016					
ENGINEER: T. TANG		DATE: 09/12/2016					
APPROVED: E. REY & D. CHIN		DATE: 10/06/2016	ePOD, RTJ0020D / WQFN, 20 PIN, 0.5 MM PITCH				
RELEASED: WDM		DATE: 10/24/2016					
TEMPLATE INFO: EDGE# 4218519		DATE: 04/07/2016	SCALE 15X	SIZE A	4219125	REV A	PAGE 1 OF 5




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE: 20X




SOLDER MASK DETAILS

4219125 / A 10/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 78% PRINTED COVERAGE BY AREA
 SCALE: 20X

4219125 / A 10/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTSMAN
A	RELEASE NEW DRAWING	2160736	10/24/2016	T. TANG / H. DENG

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated