UCC33421-Q1

JAJSVL9 - NOVEMBER 2024

# UCC33421-Q1 超小型、1.5 W、5.0V、5kV<sub>RMS</sub> 絶縁、車載用 DC/DC モジュール

## 1 特長

- 1.5 W の最大出力電力
- 4.5V~5.5V の入力電圧動作範囲
- 安定化出力電圧として 5.0V、5.5V を選択可能
  - 5.0V:300mA の負荷電流を供給可能
- 0.5% のロードレギュレーション (標準値)
- 2mV/V のライン レギュレーション (標準値)
- 堅牢な絶縁バリア:
  - 絶縁定格:5kV<sub>RMS</sub>
  - サージ耐性:10.4kV<sub>PK</sub>
  - 動作電圧:1700V<sub>PK</sub>
  - 絶縁バリアの両側で±8KVのIEC 61000-4-2 接 触放電保護
  - 250V/ns の同相過渡耐性
- トランス技術を内蔵した電力密度の高い絶縁型 DC-DC モジュール
- 適応型スペクトラム拡散変調 (SSM)
- CISPR-25 Class 5 の放射規格に適合
- 強磁界耐性
- 過負荷および短絡保護
- サーマル シャットダウン
- 小さい突入電流 (ソフトスタート)
- フォルト通知メカニズムを備えたイネーブルピン
- 機能安全対応
- 安全関連の認証計画:
  - DIN EN IEC 60747-17 (VDE 0884-17) に準拠し た強化絶縁耐圧
  - UL 1577/CSA に準拠した絶縁耐圧:5kV<sub>RMS</sub> (1 分間)
- 以下の結果で AEC-Q100 認定済み:
  - デバイス温度グレード 1:-40℃~125℃の動作時 周囲温度
- SOIC-16 (5.85mm × 7.50mm) パッケージ

## 2 アプリケーション

- バッテリ管理システム (BMS)
- HEV/EV の OBC (オンボード チャージャ) と DC/DC コンバータ
- トラクション インバータ
- デジタル アイソレータ向けの絶縁バイアス電源
- RS-485、RS-422、CAN 向けの絶縁バイアス電源

## 3 概要

UCC33421-Q1 は、トランス技術を内蔵し、1.5 W の絶縁 出力電力を供給するように設計された、車載認定済み DC/DC パワー モジュール です。4.5V~5.5V の入力電 圧動作範囲に対応し、5.0Vの安定化出力電圧を供給し、 5.5V のヘッドルームを選択可能です。

UCC33421-Q1 は、5kV<sub>RMS</sub> の絶縁定格を達成する独自 のトランス アーキテクチャを採用すると同時に、低 EMI と 優れた負荷レギュレーションを備えています。


UCC33421-Q1 には、フォルト通知メカニズム付きのイネ ーブル ピン、短絡保護、サーマル シャットダウンなど、シ ステムの堅牢性を向上させる保護機能が内蔵されていま

UCC33421-Q1 は、高さ 2.65mm、沿面距離および空間 距離 8.2mm 超の小型低プロファイル ソリューション SOIC (5.85mm × 7.50mm) パッケージで供給されます。

#### **製品情報(1)**

	APC 113 134	
部品番号	パッケージ	本体サイズ (公称)
UCC33421-Q1	DHA SOIC (16)	5.85mm × 7.50mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



アプリケーション概略図



## **Table of Contents**

1 特長	1	7.3 Feature Description	11
2 アプリケーション		7.4 Device Functional Modes	
3 概要		8 Application and Implementation	18
4 Device Comparison		8.1 Application Information	18
5 Pin Configuration and Functions		8.2 Typical Application	18
6 Specifications		8.3 Power Supply Recommendations	19
6.1 Absolute Maximum Ratings		8.4 Layout	19
6.2 ESD Ratings		9 Device and Documentation Support	21
6.3 Recommended Operating Conditions		9.1 Device Support	21
6.4 Thermal Information		9.2 Documentation Support	21
6.5 Insulation Specifications	7	9.3ドキュメントの更新通知を受け取る方法	21
6.6 Safety-Related Certifications		9.4 サポート・リソース	21
6.7 Electrical Characteristics		9.5 Trademarks	21
6.8 External BOM Components	9	9.6 静電気放電に関する注意事項	21
7 Detailed Description		9.7 用語集	
7.1 Overview		10 Revision History	
7.2 Functional Block Diagram		11 Mechanical and Packaging Information	22
		<u> </u>	

Product Folder Links: UCC33421-Q1



## **4 Device Comparison**

## 表 4-1. Device Comparison Table

DEVICE NAME	V <sub>VIN</sub> Range	Output (VCC)	Typical power	Isolation rating
UCC33420-Q1	4.5V to 5.5V	5.0V / 5.5V	1.5W	Basic
UCC33420	4.5V to 5.5V	5.0V / 5.5V	1.5W	Basic
UCC33410-Q1	4.5V to 5.5V	3.3V / 3.7V	1.0W	Basic
UCC33410	4.5V to 5.5V	3.3V / 3.7V	1.0W	Basic
UCC33421-Q1	4.5V to 5.5V	5.0V / 5.5V	1.5W	Reinforced



## **5 Pin Configuration and Functions**




図 5-1. DHA SOIC 16-pin Package (Top View)

表 5-1. Pin Functions

PIN	ı	TYPE (1)	DESCRIPTION			
NAME	NO.	ITPE	DESCRIPTION			
EN/FLT	1	I/O	Multi-function Enable input pin and fault output pin. Connect to microcontroller through an $18k\Omega$ or greater pull-up resistor. Enable input pin: Forcing EN low disables the device. Pull high to enable normal device functionality. Fault output pin: This pin is pulled low for $200\mu s$ to alert that power converter is shutdown due to fault condition			
VINP	2	P	Primary side input supply voltage pin. 15nF (C <sub>IN1</sub> ) and 10µF (C <sub>IN2</sub> ) ceramic bypass capacitors placed			
VIINE	3		close to device pins are required between VINP and GNDP pins			
	4					
	5					
GNDP	6	G	Power ground return connection for VINP.			
	7	7 8				
	8					
SEL	9	I	VCC selection pin. VCC setpoint is 5.0V when SEL is connected to VCC, and 5.5V when SEL is shorted to GNDS			
VCC	10	- P	Isolated supply output voltage pin. 15nF (C <sub>OUT1</sub> ) and 22µF (C <sub>OUT2</sub> ) ceramic bypass capacitors placed			
VCC	11	P	close to device pins are required between VCC and GNDS pins			
	12					
	13					
GNDS	GNDS 14 G Power ground return connection for VCC.	Power ground return connection for VCC.				
	15	1				
	16					

(1) P = Power, G = Ground, I = Input, O = Output

English Data Sheet: SLUSFG5



## 6 Specifications

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

PIN	MIN	TYP	MAX	UNIT
VINP to GNDP <sup>(3)</sup>	-0.3		6	V
EN/FLT to GNDP	-0.3		6	V
VCC to GNDS (3)	-0.3		6	V
SEL to GNDS (3)	-0.3		6	V
Total VCC output power at T <sub>A</sub> =25°C, P <sub>OUT_VCC_MAX</sub> (2)			1.65	W
Operating junction temperature range, T <sub>J</sub>	-40		150	°C
Storage temperature, T <sub>stg</sub>	-65		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the VCC Load Recommended Operating Area section for maximum rated values across temperature and VINP conditions for different VCC output voltage settings.
- (3) Less than 1ms. Extended time at this voltage can affect lifetime reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 Section 7.2	±750	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(2)</sup>	±8000	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification
- (2) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device



## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

PIN		MIN	TYP	MAX	UNIT
V <sub>VINP</sub>	Primary-side input voltage to GNDP	4.5		5.5	V
V <sub>EN/FLT</sub>	EN/FLT pin voltage to GNDP	0		5.5	V
V <sub>VCC</sub>	Secondary-side Isolated output voltage to GNDS	0		5.7	V
V <sub>SEL</sub>	SEL pin input voltage to GNDS	0		5.7	V
P <sub>VCC</sub>	VCC output power at VINP=5.0V±10%, VCC = 5.0V, T <sub>A</sub> =25°C - 85°C (1)		1.5		W
P <sub>VCC</sub>	VCC output power at VINP=5.0V±10%, VCC = 5.0V, T <sub>A</sub> =105°C (1)		1		W
P <sub>VCC</sub>	VCC output power at VINP=5.0V±10%, VCC = 5.0V, T <sub>A</sub> =125°C (1)		0.4		W
Static CMTI	Static Common mode transient immunity rating (dV/dt rate across the isolation barrier)			250	V/ns
Dynamic CMTI	Dynamic Common mode transient immunity rating (dV/dt rate across the isolation barrier)			250	V/ns
T <sub>A</sub>	Ambient temperature	-40		125	°C
TJ	Junction temperature	-40		150	°C

<sup>(1)</sup> See the VCC Load Recommended Operating Area section for maximum rated values across temperature and VINP conditions for different VCC output voltage settings.

## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DHA SOIC 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	5.88	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.2	°C/W
$\Psi_{JA}$	Junction-to-ambient characterization parameter	59.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	5.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	23.6	°C/W

<sup>(1)</sup> The thermal resistances (R) are based on JEDEC board, and the characterization parameters (Ψ) are based on the EVM described in the Layout section. For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: UCC33421-Q1

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



## 6.5 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance (1)	Shortest terminal-to-terminal distance through air	> 8.2	mm
CPG	External creepage (1)	Shortest terminal-to-terminal distance across the package surface	> 8.2	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 70	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300V <sub>RMS</sub>	I-IV	
ı	Overvoltage category	Rated mains voltage ≤ 600V <sub>RMS</sub>	I-IV	
l		Rated mains voltage ≤ 1000V <sub>RMS</sub>	1-111	
DIN EN	Distance through the insulation   Minimum internal gap (internal clearance)			
$V_{IORM}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1700	$V_{PK}$
V <sub>IOWM</sub>	Maximum working isolation voltage		1202	V <sub>RMS</sub>
		DC voltage	1700	$V_{DC}$
V	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60s (qualification)	7071	$V_{PK}$
$V_{IOTM}$	Maximum transfert isolation voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1s (100%) production	8485	$V_{PK}$
V <sub>IMP</sub>	Impulse Voltage (3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	8000	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage (4)		10400	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10s$	≤ 5	рС
q <sub>pd</sub>	Apparent charge <sup>(5)</sup>		≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1s$ ; $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1s$	≤ 5	pC
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1MHz	< 3	pF
		V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
$R_{IO}$	Isolation resistance, input to output (6)	V <sub>IO</sub> = 500V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	Ω
	Pollution degree		2	
	Climatic category		40/125/2 1	
UL 1577	,			
V <sub>ISO</sub>	Withstand isolation voltage	Withstand isolation voltage  V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60s (qualification)  V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t=1s (100% production)	5000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device



## 6.6 Safety-Related Certifications

VDE	UL	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 / CSA Component Recognition program	Plan to certify according to IEC 60601-1
Reinforced insulation Maximum transient isolation voltage, 7071V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1700V <sub>PK</sub> ; Maximum surge isolation voltage, 10400V <sub>PK</sub>	Single protection, 5000V <sub>RMS</sub>	Reinforced insulation per UL 60601- 1:14 and IEC 60601-1 d.3+A1,AAMI ES 60601- 1:2005/(R)2012 and A1:2012, C1:2009/(R)2012 and A2:2010/(R)2012 CSA C22.2 No. 60601-1:2014 IEC 60601-1:2012, 250V <sub>RMS</sub> maximum working voltage, 2 MOPP (Means of patient protection)
Certificate number: (planned)	Certificate number: (planned)	Certificate number: (planned)

## 6.7 Electrical Characteristics

Over operating temperature range ( $T_J$  =  $-40^{\circ}$ C to 150°C), VINP = 5.0V,  $C_{IN1}$  =  $C_{OUT1}$  = 15nF,  $C_{IN2}$  =  $10\mu$ F,  $C_{OUT2}$  =  $22\mu$ F SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at VINP=5.0V,  $T_A$  = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT S	UPPLY (Primary-side. All voltages w	ith respect to GNDP)				
I <sub>VINP_Q</sub>	VINP quiescent current, disabled	EN/FLT=Low, VINP=5.0V, no load			180	uA
	VIND operating current no load	EN/FLT=High; VINP=4.5V-5.5V; VCC=5.0V no load		7	15	mA
I <sub>VINP_NL</sub>	VINP operating current, no load	EN/FLT=High; VINP=4.5V-5.5V; VCC=5.5V no load		7	15	mA
I <sub>VINP_FL</sub>	VINP operating current, full load	EN/FLT=High; VINP=5.0V; VCC=5.0V, I <sub>out</sub> =300mA, T <sub>A</sub> =25°C	489	508	529	mA
UVLOP	COMPARATOR (Primary-side. All vol	tages with respect to GNDP)				
V <sub>VINP_U</sub> vlo_r	VINP under-voltage lockout rising threshold			2.8	2.9	V
V <sub>VINP_U</sub> VLO_F	VINP under-voltage lockout falling threshold		2.6	2.7		V
V <sub>UVLO_H</sub>	VINP under-voltage lockout hysteresis			0.1		V
OVLO C	OMPARATOR (Primary-side. All volta	ages with respect to GNDP)				
V <sub>VINP_O</sub> vlo_r	VINP over-voltage lockout rising threshold			5.77	5.9	V
V <sub>VINP_O</sub> vlo_f	VINP over-voltage lockout falling threshold		5.55	5.72		V
V <sub>VINP_H</sub>	VINP over-voltage lockout hysteresis			0.05		V
Switchir	ng Charactarestics		,			
f <sub>Sw</sub>	DC-DC Converter switching frequency			64.5	67.3	MHz
PRIMAR	Y SIDE THERMAL SHUTDOWN					
TSD <sub>P_R</sub>	Primary-side over-temperature shutdown rising threshold		150	165		°C
TSD <sub>P_F</sub>	Primary-side over-temperature shutdown falling threshold		130			°C
TSD <sub>P_H</sub>	Primary-side over-temperature shutdown hysteresis			20		°C
EN/FLT I	PIN					
V <sub>EN_R</sub>	Enable voltage rising threshold	EN/FLT = 0V to 5.0V			2.1	V
V <sub>EN_F</sub>	Enable voltage falling threshold	EN/FLT = 5.0V to 0V	0.8			V
I <sub>EN</sub>	Enable Pin Input Current	EN/FLT = 5.0V			10	uA
V <sub>FLT</sub>	EN/FLT pin voltage when faults occur	With a minimum 18kohm (10% tolerance) resistor connected to EN/FLT pin			0.5	V
t <sub>Fault</sub>	EN/FLT pull down interval when faults occur	EN/FLT > 0.5V , Fault occur		200		us

Copyright © 2024 Texas Instruments Incorporated



Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to  $150^{\circ}$ C), VINP = 5.0V,  $C_{IN1}$  =  $C_{OUT1}$  = 15nF,  $C_{IN2}$  =  $10\mu$ F,  $C_{OUT2}$  =  $22\mu$ F SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at VINP=5.0V,  $T_A$  =  $25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
vcc ou	TPUT VOLTAGE (Secondary-side. A	II voltages with respect to GNDS)				
	Isolated supply regulated output	VINP = 5.0V; VCC = 5.0V, I <sub>out</sub> = 0 - 300mA	4.85	5	5.15	V
\	voltage	VINP = 5.0V; VCC = 5.5V, I <sub>out</sub> = 0 - 200mA	5.34	5.5	5.67	V
V <sub>CC</sub>	Isolated supply regulated output voltage accuracy	VINP = 4.5V - 5.5V; VCC = 5.0V / 5.5V	-4		4	%
V	V DC line regulation	VINP = 4.5V - 5.5V; VCC =5.0V, I <sub>out</sub> = 150mA		2		mV/V
$V_{CC\_Line}$	V <sub>cc</sub> DC line regulation	VINP = 4.5V - 5.5V; VCC = 5.5V, I <sub>out</sub> = 150mA		2		mV/V
V <sub>CC_Loa</sub>	V DO le ed es meleties	VINP = 5.0V; VCC = 5.0V, I <sub>out</sub> = 0-300mA		0.5		%
d	V <sub>cc</sub> DC load regulation	VINP = 5.0V; VCC = 5.5V, I <sub>out</sub> = 0-200mA		0.5		%
V <sub>CC_Ripp</sub>	Voltage ripple on isolated supply output	20-MHz bandwidth, VINP = $5.0V$ , VCC = $5.0V$ , $I_{out}$ = $300mA$ , $T_A$ = $25$ °C		50	75	mV
EFF	Efficiency P <sub>VCC</sub> to P <sub>VINP</sub>	VINP = 5.0V, VCC = 5.0V, I <sub>out</sub> = 300mA, T <sub>A</sub> = 25°C	-	59		%
.,	V00 : 11 5 400/ 000/	VINP = 4.5V - 5.5V, VCC = 5.0V, I <sub>out</sub> = 70mA		-	500	us
V <sub>CC_Rise</sub>	VCC rise time from 10% - 90%	VINP = 4.5V - 5.5V, VCC = 5.5V, I <sub>out</sub> = 70mA			500	us
vcc uv	P UNDER -VOLTAGE PROTECTION	(Secondary-side. All voltages with respect to GNDS	5)			
K <sub>VCC_UV</sub>	VCC under-voltage protection threshold ratio	V <sub>UVP</sub> = VCC * 90%		90		%
V <sub>UVP_H</sub>	VCC under-voltage protection hysteresis	VCC = 5.0V	79	100	121	mV
V <sub>UVP_H</sub>	VCC under-voltage protection hysteresis	VCC = 5.5V	87	110	133	mV
vcc ov	P OVER -VOLTAGE PROTECTION (S	Secondary-side. All voltages with respect to GNDS)			1	
V <sub>VCC_OV</sub> P_R	VCC over-voltage protection rising threshold	VCC = 5.0V		5.45	5.5	٧
V <sub>VCC_OV</sub> P_H	VCC over-voltage protection hysterisis	VCC = 5.0V		0.1		٧
V <sub>VCC_OV</sub> P_R	VCC over-voltage protection rising threshold	VCC = 5.5V		5.9	5.95	٧
	VCC over-voltage protection hysterisis	VCC = 5.5V		0.12		V
SECON	DARY SIDE THERMAL SHUTDOWN					
TSD <sub>S_R</sub>	Secondary-side over-temperature shutdown rising threshold		150	165		°C
TSD <sub>S_F</sub>	Secondary-side over-temperature shutdown falling threshold		130			°C
TSD <sub>S_H</sub>	Secondary-side over-temperature shutdown hysteresis			20		°C

## **6.8 External BOM Components**

Over recommended conditions

	COMPONENT	NOTES	MIN	TYP	MAX	UNIT
C <sub>IN1</sub>	VINP first decoupling capacitor			15		nF
C <sub>IN2</sub>	VINP second decouling capacitor		10	22		μF
C <sub>OUT1</sub>	VCC first decoupling capacitor			15		nF
C <sub>OUT2</sub>	VCC second decoupling capacitor		10	22		μF



## 7 Detailed Description

#### 7.1 Overview

The UCC33421-Q1 device integrates a high-efficiency, low-emissions isolated DC/DC converter. Requiring minimum passive componenets to form a completely functional DC/DC power module, the device can deliver a maximum power of 1.5 W across a 5kV<sub>RMS</sub> 強化 isolation barrier over a wide range of operating temperatures in a low profile , high power density SOIC - 16-pin package.


The easy-to-use feature, low profile and high power density promotes this device for size limited, cost sensitive systems with a minimum design effort replacing bulky and expensive transformer based designs.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency across all loading conditions. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The VINP supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified, and regulated using a fast hysteritic burst mode control scheme that monitors VCC and ensures it is kept within the hysterisis band under normal and transient loading events while maintaining efficient operation across all loading conditions. The VCC is regulated to 5.0V or 5.5V by SEL pin connection to have enough headrome for a post regulator LDO for tighter regulation or lower output ripple requirement applications .

The device has an enable pin to turn the device on or off depending on the system requirement. Pulling enable pin low will reduce the quiscent current significantly if the system wants to operate in a low power conumption mode. The enable pin can also be used as a fault reporting pin, when connected to  $18k\Omega$ , the pin will be pulled low for  $200\mu s$  for any fault shutdown of the device. The device has a soft-start mechanism for a smooth and fast VCC ramp up with minimum input inrush current to avoid oversizing front-end power supplies powering the device's input.

#### 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 Enable and Disable

Forcing EN/FLT pin low disables the device, which greatly reduces the VINP power consumption. Pull the EN/FLT pin high to enable normal device functionality. The EN/FLT pin has a weak internal pull-down resistor so it is not recommended to leave this pin floating in noisy systems.

#### 7.3.2 Output Voltage Soft-Start

The UCC33421-Q1 has soft-start mechanism that ensures a smooth and fast soft-start operation with minimum input inrush current. The output voltage Soft-Start diagram is shown in  $\boxtimes$  7-1. After VINP >  $V_{VINP\_UVLO\_R}$  and EN/FLT is pulled high, the soft-start sequence starts with a primary duty cycle open loop control. The power stage operates with a fixed burst frequency with an incremental increasing duty cycle starting at 6.5%. The rate of change of the duty cycle is pre-programmed in the part to reduce the input inrush current while building the output voltage VCC. The primary side limits the maximum duty cycle to 62.5% during this phase till the secondary side VCC voltage passes  $V_{VCC\_UVLO} = 2.7V$  threshold before releasing this duty cycle limit. This limit will ensure minimum input current in case the device starts on a short circuit and the VCC is not building up.

The soft-start time will vary depending on the output capacitors, input voltage and loading conditions. The UCC33421-Q1 has a soft-start timeout feature by which the VCC output voltage state is monitored during soft-start. In certain conditions the VCC might not reach steady-state regulation threshold due to short circuit on the output voltage as shown in  $\boxtimes$  7-2 , heavy loading conditions above recommended operating conditions or higher output capacitor values as shown in  $\boxtimes$  7-3. In these conditions, if the soft-start timout duration of 16ms expires without the VCC reaching steady-state regulation, the part will shutdown and EN/FLT pin will be pulled low for 200us to report the fault condition. An auto-restart timer will start afterwards, the part will attempt to restart after that timer expires. More details regarding fault reporting and auto-restart can be found in Fault Reporting and Auto-Restart. If the same conditions continue to exist the same cycle will repeat again as shown in  $\boxtimes$  7-2and  $\boxtimes$  7-3 below.






図 7-1. Output Voltage Soft-Start Diagram




図 7-2. Soft-start under short-circuit output






図 7-3. Soft-start underhigh load or high output capacitor conditions

### 7.3.3 Output Voltage Steady-State Regulation

The UCC33421-Q1 uses hysteritic control to regulate the output voltage between upper and lower bands as shown in Z 7-4. The regulation block on the secondary side senses the regulated output voltage and sends a feedback signal to the primary side through the inductive communication channel to turn the primary power stage On or Off to maintain the regulated output whithin the hysterisis bands. During steady-state regulation, the burst frequency will change according to the output capacitors and loading conditions. The burst frequency will be highest at higher loading conditions and lowest at light loading conditions by which light load efficiency improvments can be achieved. The Burst-On duration (t<sub>ON</sub>) will increase with heavy loading conditions recommended operating conditions or higher output capacitor values . The UCC33421-Q1 has an overpower protection feature that will limit the maximum t<sub>ON</sub> value to typical of 13us.

The UCC33421-Q1 can program the VCC\_REG voltage accoring to the SEL pin connection. The SEL pin voltage is monitored during soft-start sequence when VCC <  $V_{VCC-UVLO}$  threshold. The output voltage is then programmed to 5.0V with SEL = VCC or 5.5V with SEL = GNDS. Note that after this initial monitoring, the SEL pin no longer affects the VCC output level. In order to change the output mode selection, either the EN/FLT pin must be toggled or the VINP power supply must be cycled off and back on.




図 7-4. Output voltage hysterisis mode control

#### 7.3.4 Protection Features

The UCC33421-Q1 is equipped with full feature of protection functions including input under-voltage lockout, input over-voltage lockout, output under-voltage protection and over-temperature protection. In addition, the



device has a fault reporting mechanism that can be utilized on the system level to report faulty conditions of the device that caused a shutdown. Under certain faulty conditions the device will shutdown and attempt an autorestart after defined duration.

#### 7.3.4.1 Input Under-voltage and Over-Voltage Lockout

The UCC33421-Q1 can operate at input voltage range from 4.5V to 5.5V. If the VINP <  $V_{VINP\_UVLO\_F}$  or VINP >  $V_{VINP\_OVLO\_R}$  conditions occured, the converter will stop switching and part will shutdown. Once the VINP gets back in normal operation range , VINP >  $V_{VINP\_UVLO\_R}$  or VINP <  $V_{VINP\_OVLO\_F}$ . The part will resume switching immediately without waiting for the auto-restart timer.

#### 7.3.4.2 Output Under-Voltage Protection

The UCC33421-Q1 has under voltage protection feature to protect the part when overload condition occurs. If an overload or a short circuit occurs at VCC such that VCC < 0.9 ×VCC condition occurs, the converter will go into the duty cycle limit mode as in the soft-start operation then will shutdown after a certain deglitch time. The deglitch time is added to accommodate for any instantaneous overloading or short circuit conditions that might be removed quickly and normal operation can resume. Once the part shuts down, the part will attempt an autorestart after 160ms. If the fault condition remains, the part will shutdown again and attempt another auto-restart.

#### 7.3.4.3 Output Over-Voltage Protection

The UCC33421-Q1 has over voltage protection feature to protect the load against over-voltage conditions. If an over-voltage, the converter will go into the duty cycle limit mode as in the soft-start operation then will shutdown after a certain deglitch time. Once the part shuts down, the part will attempt an auto-restart after 160ms. If the fault condition remains, the part will shutdown again and attempt another auto-restart.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



#### 7.3.4.4 Over-Temperature Protection

The UCC33421-Q1 integrates the primary-side, secondary-side power stages, as well as the isolation transformer. The power loss caused by the power conversion causes the module temperature higher than the ambient temperature. To ensure the safe operation of the power module, the device is equipped with over-temperature protection. Both the primary-side power stage, and the secondary-side power stage temperatures are sensed and compared with the over-temperature protection threshold. If the primary-side power stage temperature becomes higher  $TSD_{P_R}$ , or the secondary-side power stage temperature becomes higher than  $TSD_{S_R}$ , the module enters over-temperature protection mode. The module stops switching after a defined deglitch time, report the fault and attempt an auto-restart after 160ms.

#### 7.3.4.5 Fault Reporting and Auto-Restart

The UCC33421-Q1 has a fault reporting mechanism that can alert a system level MCU or monitoring circuitry of faulty onditions on the device that resulted in a shutdown. If an input over-voltage , over-temperature or output under voltage protection faults occur. The primary-side controller and fault monitoring system will enable a current source that will sink  $I_{Fault}$  current for  $t_{Fault}$  duration. If a resistor >18k $\Omega$  is connected between the MCU and the EN/FLT pin, the  $V_{FLT}$  will be pulled low for the same  $t_{Fault}$  duration whenever one of the abovementioned faults occur that resulted in a shutdown of the device as shown in  $\boxtimes$  7-5. If the fault reporting mechanism is not required on the system, the EN/FLT pin can be connected directly to the enable source voltage without the 18k $\Omega$  resistor.

The device has a auto-restart feature that occur after the device is shutdown only due to when output undervoltage or over-temperature faults occur. After the  $t_{\text{Fault}}$  time expires, a 160ms timer will start and the part will attemp a new soft-start sequence as shown in  $\boxtimes$  7-6. If the fault has been removed, the VCC will soft-start to regulation successfully. If the fault remains , the part will shutdown again and report the fault. The device can continuously operate safely in hiccup mode as long as the fault occurs.




図 7-5. Fault Reporting Mechanism




図 7-6. Auto-restart operation



#### 7.3.5 VCC Load Recommended Operating Area

☑ 7-7 depicts the device VCC regulation behavior across the output load range, including when the output is overloaded. For proper device operation, ensure that the device VCC output load does not exceed the maximum output current I<sub>OUT\_MAX</sub>. If the UCC33421-Q1 is loaded beyond the recommended operating area, the VCC will drop and once it goes below the VCC\_UVP threshold, the part enters a power limiting mode to avoid stressing the device till power stage stop switching and shutdown.




図 7-7. VCC Load Recommended Operating Area Description

#### 7.3.6 Electromagnetic Compatibility (EMC) Considerations

UCC33421-Q1 devices use adaptive spread spectrum modulation (SSM) algorithm for the internal oscillator to reduce the noise emmissions from the device. The adaptive SSM algorithm ensures a full switching frequency scan between two bands during each burst cycle regardless of the loading consitions to ensure similair impact of SSM at different loading conditions. In addition, the UCC33421-Q1 uses advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x, CISPR-32 and CISPR-25. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the device incorporates many chip-level design improvements for overall system robustness.



## 7.4 Device Functional Modes

表 7-1 lists the supply functional modes for this device.

## 表 7-1. Device Functional Modes

INP	UTS	Isolated Supply Output Voltage (VCC) Setpoint				
EN/FLT	SEL	isolated Supply Sutput Voltage (VSS) Setpolit				
HIGH	Shorted to VCC	5.0V				
HIGH	Shorted to GNDS	5.5V				
Low	x	0V				
OPEN <sup>(1)</sup>	OPEN <sup>(1)</sup>	UNSUPPORTED				

(1) The SEL and EN/FLT pins has an internal weak pull-down resistance to ground, but leaving this pin open is not recommended.

17

Product Folder Links: UCC33421-Q1



## 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The UCC33421-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

### 8.2 Typical Application

Typical Application shows the schematic for the UCC33421-Q1 device supplying an isolated load.




図 8-1. Typical Application

#### 8.2.1 Design Requirements

To design using UCC33421-Q1, a few simple design considerations must be evaluated. 表 8-1 shows some recommended values for a typical application. See セクション 8.3 and セクション 8.4 sections to review other key design considerations for the UCC33421-Q1.

表 8-1. Design Parameters

PARAMETER	RECOMMENDED VALUE
Input supply voltage, VINP	4.5V to 5.5V
First Decoupling capacitance between VINP and GNDP	15nF, 50V, ± 10%, X7R
Second Decoupling capacitance between VINP and GNDP	10μF, 10V, X7R
First Decoupling capacitance between VCC and GNDS	15nF, 50V, ± 10%, X7R
Second Decoupling capacitance between VCC and GNDS	22μF, 10V, X7R
EN/FLT pin resistor for fault reporting	18kΩ

Product Folder Links: UCC33421-Q1



#### 8.2.2 Detailed Design Procedure

The UCC33421-Q1 design procedure is very simple, the device requires two decoupling capacitors connected between VINP and GNDP pins for the input supply, and two decoupling capacitors for the isolated output supply placed between VCC and GNDS pins to form a completely functional DC/DC converter.

A low ESR, ESL ceramic capacitors are recommended to be connected close to the device pins. It should be noted that the effective burst frequency would be impacted by the selected VCC output capacitor

### 8.3 Power Supply Recommendations

The recommended input supply voltage (VINP) for the UCC33421-Q1 is between 4.5V and 5.5V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Place local bypass capacitors between the VINP and GNDP pins at the input, and between VCC and GNDS at the isolated output supply. The input supply must have an appropriate current rating to support output load required by the end application.

#### 8.4 Layout

### 8.4.1 Layout Guidelines

The UCC33421-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Proper PCB layout is important in order to achieve optimum performance. Here is a list of recommendations:

- Place decoupling capacitors as close as possible to the device pins. For the input supply, place 0402 and 0805 ceramic capacitor between pins 2 and 3 (VINP) and pins 4, 5, 6, 7 and 8 (GNDP). For the isolated output supply, place 0402 and 0805 ceramaic capacitora between pins 10 and 11 (VCC) and pins 12, 13, 14, 15 and 16 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.
- Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the
  respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on
  all GNDP and GNDS pins for best heat-sinking. Placing vias close to the device pins and away from the high
  frequency path between the ceramic capacitors and the device pins is essential for better thermal
  performance.
- If space and layer count allow, it is also recommended to connect the VINP, GNDP, VCC and GNDS pins to internal ground or power planes through multiple vias of adequate size. Alternatively, make traces for these nets as wide as possible to minimize losses.
- Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (GNDS) on the PCB outer layers. The effective creepage and or clearance of the system reduces if the two ground planes have a lower spacing than that of the device package.
- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC33421-Q1 device on the outer copper layers.



## 8.4.2 Layout Example




図 8-2. Layout Example



## 9 Device and Documentation Support

- 9.1 Device Support
- 9.2 Documentation Support
- 9.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

## 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.5 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.7 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

DATE	REVISION	NOTES		
November 2024	*	Advance Information Release		

English Data Sheet: SLUSFG5



## 11 Mechanical and Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: UCC33421-Q1




## **DHA0016A**



#### **PACKAGE OUTLINE**

SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.

  4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






## **EXAMPLE BOARD LAYOUT**

## **DHA0016A**

## SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






## **EXAMPLE STENCIL DESIGN**

## **DHA0016A**

## SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.8. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 3-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(5)	(4)	(5)		(6)
PUCC33421QDHARQ1	Active	Preproduction	SO-MOD (DHA)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC33421QDHARQ1.A	Active	Preproduction	SO-MOD (DHA)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC33421QDHARQ1.B	Active	Preproduction	SO-MOD (DHA)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
UCC33421QDHARQ1	Active	Preproduction	SO-MOD (DHA)   16	1000   LARGE T&R	In-Work	SELECTIVE NIPDAU (TOP)	Level-3-260C-168 HR	-40 to 125	UC33421Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Dec-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC33421QDHARQ1	SO-MOD	DHA	16	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Dec-2025




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	UCC33421QDHARQ1	SO-MOD	DHA	16	1000	350.0	350.0	43.0	

5 x 4, 0.65 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月