





UCC21732-Q1

# UCC21732-Q1 アクティブ保護および絶縁アナログ センシング機能搭載、高 CMTI、車載用 10A ソース / シンク、SiC/IGBT 向け、強化絶縁シングル チャネ ル ゲート ドライバ

### 1 特長

- 5.7kV<sub>RMS</sub> のシングル チャネル絶縁型ゲートドライバ
- 車載アプリケーション向けに AEC-Q100 認定済み
  - デバイス温度グレード 1:動作時周囲温度範 囲:-40°C~+125°C
  - デバイス HBM ESD 分類レベル 3A
  - デバイス CDM ESD 分類レベル C3
- 最高 2121V<sub>pk</sub> の SiC MOSFET および IGBT
- 出力駆動電圧 (VDD-VEE):33V (最大値)
- ±10A の駆動能力と分割出力
- 最小 CMTI:150V/ns
- 270ns の応答時間による高速過電流保護
- 外部アクティブ ミラー クランプ
- フォルト発生時の内部 2 レベル ターンオフ
- PWM 出力を備えた絶縁アナログ センサで
  - NTC、PTC、サーマルダイオードによる温度センシ
  - 高電圧 DC リンクまたは相電圧
- 過電流  $\overline{\mathsf{FLT}}$  アラームと  $\overline{\mathsf{RST}}/\mathsf{EN}$  からのリセット
- RST/EN での高速イネーブル / ディセーブル応答
- 入力ピンの 40ns 未満のノイズ過渡およびパルスを除
- 12V VDD UVLO (RDY のパワー グッド付き)
- 最大 5V のオーバー/アンダー シュート過渡電圧に耐 える入力/出力
- 伝搬遅延時間:130ns (最大値)、パルス/部品スキュ 一:30ns (最大値)
- 沿面距離と空間距離が 8mm を超える SOIC-16 DW パッケージ
- 動作時の接合部温度:-40℃~150℃
- 安全関連認証:
  - DIN EN IEC 60747-17 (VDE 0884-17) に準拠し た強化絶縁:8000V<sub>PK</sub> (V<sub>IOTM</sub>)、2121V<sub>PK</sub> (V<sub>IORM</sub>)
  - UL 1577 に準拠した絶縁耐圧:5700V<sub>RMS</sub> (1分 間)

# 2 アプリケーション

- EV 用トラクション インバータ
- オンボード充電器と充電ステーション
- HEV/EV 用 DC/DC コンバータ

### 3 概要

UCC21732-Q1 は、先進の保護機能、クラス最高の動的 性能、堅牢性を持ち合わせ、最高 2121V (DC) で動作す る SiC MOSFET および IGBT 用に設計されたガルバニ ック絶縁型シングルチャネルゲートドライバです。 UCC21732-Q1 は最大 ±10A のピーク 電流をソースおよ びシンクできます。

入力側は SiO<sub>2</sub> 容量性絶縁技術によって出力側から絶縁 されており、最大 1.5kV<sub>RMS</sub> の動作電圧、絶縁バリア寿命 が 40 年を超える 12.8kV<sub>PK</sub> のサージ耐性を備えるととも に、小さい部品間スキューと 150V/ns を超える同相ノイズ 耐性 (CMTI) を実現しています。


UCC21732-Q1 は、高速の過電流および短絡検出、シャ ント電流センシング、フォルト通知、アクティブ ミラー クラン プ、入力側および出力側電源 UVLO などの最新の保護 機能を備えているため、SiC および IGBT のスイッチング 動作や堅牢性を最適化できます。アナログから PWM へ 信号を変換する、この絶縁型センサは、温度または電圧 のセンシングを簡単に行えるため、ドライバの汎用性をさら に高め、システムの設計工数、サイズ、およびコストを簡素 化できます。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
UCC21732-Q1	DW (SOIC, 16)	10.3mm × 7.5mm

供給されているすべてのパッケージについては、セクション 13 を 参照してください。

#### デバイスのピン構成





# **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
4	Pin Configuration and Functions	
5	Specifications	4
	5.1 Absolute Maximum Ratings	4 8
	5.2 ESD Ratings	4
	5.3 Recommended Operating Conditions	4
	5.4 Thermal Information	5
	5.5 Power Ratings	
	5.6 Insulation Specifications	6
	5.7 Safety-Related Certifications	7
	5.8 Safety Limiting Values	7
	5.9 Electrical Characteristics	8
	5.10 Switching Characteristics1	
	5.11 Insulation Characteristics Curves1	1
	5.12 Typical Characteristics	
6	Parameter Measurement Information1	6
	6.1 Propagation Delay1	6
	6.2 Input Deglitch Filter1	
	6.3 Active Miller Clamp1	9 •
	6.4 Under Voltage Lockout (UVLO)2	0 -
	6.5 OC (Over Current) Protection2	2

7 Detailed Description	23
7.1 Overview	23
7.2 Functional Block Diagram	24
7.3 Feature Description	<mark>24</mark>
7.4 Device Functional Modes	31
8 Applications and Implementation	32
8.1 Application Information	32
8.2 Typical Application	33
9 Power Supply Recommendations	
10 Layout	48
10.1 Layout Guidelines	48
10.2 Layout Example	49
11 Device and Documentation Support	50
11.1 サード・パーティ製品に関する免責事項	50
11.2 Documentation Support	<mark>50</mark>
11.3ドキュメントの更新通知を受け取る方法	50
11.4 サポート・リソース	<mark>50</mark>
11.5 Trademarks	
11.6 静電気放電に関する注意事項	
11.7 用語集	50
12 Revision History	51
13 Mechanical, Packaging, and Orderable	
Information	51

# **4 Pin Configuration and Functions**




図 4-1. UCC21732-Q1 DW SOIC (16) Top View

表 4-1. Pin Functions

PIN	1	I/O <sup>(1)</sup>	DECORIDATION
NAME	NO.	1/0(1)	DESCRIPTION
AIN	1	I	Isolated analog sensing input, parallel a small capacitor to COM for better noise immunity. Tie to COM if unused.
ос	2	I	Over current detection pin, support lower threshold for SenseFET, DESAT, and Shunt resistor sensing. Tie to COM if unused.
COM	3	Р	Common ground reference, connecting to emitter pin for IGBT and source pin for SiC-MOSFET
OUTH	4	0	Gate driver output pull up
VDD	5	Р	Positive supply rail for gate drive voltage, Bypassing a >10-µF capacitor to COM to support specified gate driver source peak current capability. Place decoupling capacitor close to the pin.
OUTL	6	0	Gate driver output pull down
CLMPE	7	0	External Active miller clamp, connecting this pin to the gate of the external miller clamp MOSFET. Leave floating if unused.
VEE	8	Р	Negative supply rail for gate drive voltage. Bypassing a >10-μF capacitor to COM to support specified gate driver sink peak current capability. Place decoupling capacitor close to the pin.
GND	9	Р	Input power supply and logic ground reference
IN+	10	I	Non-inverting gate driver control input. Tie to VCC if unused.
IN-	11	I	Inverting gate driver control input. Tie to GND if unused.
RDY	12	0	Power good for VCC-GND and VDD-COM. RDY is open drain configuration and can be paralleled with other RDY signals
FLT	13	0	Active low fault alarm output upon overcurrent or short circuit. FLT is in open drain configuration and can be paralleled with other faults
RST/EN	14	I	The RST/EN serves two purposes: 1) Enable / shutdown of the output side. The FET is turned off by a regular turn-off, if terminal EN is set to low; 2) Resets the OC condition signaled on FLT pin. if terminal RST/EN is set to low for more than 1000 ns. A reset of signal FLT is asserted at the rising edge of terminal RST/EN. For automatic RESET function, this pin only serves as an EN pin. Enable / shutdown of the output side. The FET is turned off by a general turn-off, if terminal EN is set to low.
vcc	15	Р	Input power supply from 3 V to 5.5 V, bypassing a >1-µF capacitor to GND. Place decoupling capacitor close to the pin.
APWM	16	0	Isolated Analog Sensing PWM output. Leave floating if unused.

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output

3



# **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	₹	MIN	MAX	UNIT
VCC	VCC – GND		-0.3	6	V
VDD	VDD – COM		-0.3	36	V
VEE	VEE – COM		-17.5	0.3	V
V <sub>MAX</sub>	VDD – VEE		-0.3	36	V
N+, IN-, RST/EN		DC	GND-0.3	VCC	V
IN+, IN-, KSI/EN		Transient, less than 100 ns <sup>(2)</sup>	GND-5.0	VCC+5.0	V
AIN	Reference to COM		-0.3	5	V
ОС	Reference to COM		-0.3	6	
OUTU OUT		DC	VEE-0.3	VDD	V
OUTH, OUTL		Transient, less than 100 ns <sup>(2)</sup>	VEE-5.0	VDD+5.0	V
CLMPE	Reference to VEE		-0.3	5	V
RDY, FLT, APWM			GND-0.3	VCC	V
I <sub>FLT</sub> , I <sub>RDY</sub>	FLT, and RDY pin input curre	ent		20	mA
I <sub>APWM</sub>	APWM pin output current			20	mA
T <sub>J</sub>	Junction temperature range		-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>		Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **5.3 Recommended Operating Conditions**

	PA	RAMETER		MIN	MAX	UNIT
VCC	VCC-GND			3.0	5.5	V
VDD	VDD-COM	VDD-COM		13	33	V
V <sub>MAX</sub>	VDD-VEE			_	33	V
INI+ IN DOT/EN	IN-, RST/EN Reference to GND	High level input voltage		0.7×VCC	VCC	V
IIN+, IIN-, K31/EIN		Low level input voltage		0	0.3×VCC	
AIN	Reference to COM			0.6	4.5	V
t <sub>RST/EN</sub>	Minimum pulse widt	n that reset the fault		1000		ns
T <sub>A</sub>	Ambient Temperatur	re		-40	125	°C
TJ	Junction temperatur	е		-40	150	°C

Product Folder Links: UCC21732-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> Values are verified by characterization on bench.



### **5.4 Thermal Information**

		UCC21732-Q1	
	THERMAL METRIC(1)   DW (SOIC)   UNIT   16 PINS	UNIT	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	32.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **5.5 Power Ratings**

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)	VCC = 5V, VDD-COM = 20V, COM-VEE = 5V, IN+/- = 5V, 150kHz, 50% Duty Cycle for 10nF load, T <sub>a</sub> =25°C	985	mW
P <sub>D1</sub>	Maximum power dissipation by transmitter side		20	mW
P <sub>D2</sub>	Maximum power dissipation by receiver side	0% Duty Cycle for 10nF load, T <sub>a</sub> =25°C		mW

5

English Data Sheet: SLUSDH7



#### 5.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (Internal clearance) of the double insulation (2 × 0.0085 mm)	> 17	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
	Overvoltage Category per IEC 60664–1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN EN I	EC 60747-17 (VDE 0884-17) (2)			'
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1500	V <sub>RMS</sub>
		DC voltage	2121	V <sub>DC</sub>
V <sub>IMP</sub>	Maximum impulse voltage	Tested in air, 1.2/50-µs waveform per IEC 62368-1	8000	V <sub>PK</sub>
.,	Marrian una francia de la calabia de calabia	V <sub>TEST</sub> =V <sub>IOTM</sub> , t = 60 s (qualification test)	0000	.,
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> =1.2 x V <sub>IOTM</sub> , t = 1 s (100% production test)	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 µs waveform	12800	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini}$ = $V_{IOTM}$ , $t_{ini}$ = 60 s; $V_{pd(m)}$ = 1.2 × $V_{IORM}$ = 2545 $V_{PK}$ , $t_m$ = 10 s	≤ 5	
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ $V_{PK}$ , $t_m = 10$ s	≤ 5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 \ V_{PK}$ , $t_m = 1$ s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.5 sin (2πft), f = 1 MHz	~ 1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	≥ 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	≥ 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	≥ 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST}$ = $V_{ISO}$ = 5700 $V_{RMS}$ , t = 60 s (qualification); $V_{TEST}$ = 1.2 × $V_{ISO}$ = 6840 $V_{RMS}$ , t = 1 s (100% production)	5700	V <sub>RMS</sub>

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-terminal device



#### 5.7 Safety-Related Certifications

VDE	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Recognized under UL 1577 Component Recognition Program, CSA Component Acceptance Notice 5A
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> ; Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Single protection, 5700 V <sub>RMS</sub>
Certificate number: 40040142	File Number: E181974

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

#### 5.8 Safety Limiting Values

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Is	Safety input, output, or supply	R <sub>θJA</sub> =68.3°C/W, V <sub>DD</sub> = 15V, V <sub>EE</sub> =-5V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			61	^	
		$R_{\theta JA}$ =68.3°C/W, $V_{DD}$ = 20V, $V_{EE}$ =-5V, $T_{J}$ = 150°C, $T_{A}$ = 25°C			49	mA	
Ps	Safety input, output, or total power	$R_{\theta JA}$ =68.3°C/W, $V_{DD}$ = 20V, $V_{EE}$ =-5V, $T_{J}$ = 150°C, $T_{A}$ = 25°C			1220	mW	
T <sub>S</sub>	Safety temperature				150	°C	

<sup>(1)</sup> The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the \*\*\textstyle=2.5.4\* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance. These limits vary with the ambient temperature, the junction-to-air thermal resistance, and the power supply voltages in different applications.



#### **5.9 Electrical Characteristics**

VCC=3.3V or 5.0V, 1uF capacitor from VCC to GND, VDD–COM=20V, 18V or 15V, COM–VEE =0V, 5V, 8V or 15V,  $C_L=100pF$ ,  $-40^{\circ}C<T_J<150^{\circ}C$  (unless otherwise noted)<sup>(1)</sup> (2).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
VCC UVLO TH	RESHOLD AND DELAY							
V <sub>VCC_ON</sub>			2.55	2.7	2.85			
V <sub>VCC_OFF</sub>	VCC-GND		2.35	2.5	2.65	V		
V <sub>VCC_HYS</sub>				0.2				
t <sub>VCCFIL</sub>	VCC UVLO Deglitch time			10				
t <sub>VCC+ to OUT</sub>	VCC UVLO on delay to output high		28	37.8	50			
t <sub>VCC- to OUT</sub>	VCC UVLO off delay to output low	IN+ = VCC, IN- = GND	5	10	15	μs		
t <sub>VCC+ to RDY</sub>	VCC UVLO on delay to RDY high		30	37.8	50			
t <sub>VCC- to RDY</sub>	VCC UVLO off delay to RDY low	RST/EN = VCC	5	10	15			
VDD UVLO TH	RESHOLD AND DELAY							
V <sub>VDD_ON</sub>			10.5	12.0	12.8			
V <sub>VDD_OFF</sub>	VDD-COM		9.9	10.7	11.8	V		
V <sub>VDD_HYS</sub>				0.8				
t <sub>VDDFIL</sub>	VDD UVLO Deglitch time			5				
t <sub>VDD+ to OUT</sub>	VDD UVLO on delay to output high		2	5	8			
t <sub>VDD- to OUT</sub>	VDD UVLO off delay to output low	IN+ = VCC, IN- = GND		5	10	μs		
t <sub>VDD+ to RDY</sub>	VDD UVLO on delay to RDY high			10	15	•		
t <sub>VDD- to RDY</sub>	VDD UVLO off delay to RDY low	RST/EN = FLT=High		10	15			
	ESCENT CURRENT							
<u> </u>		OUT(H) = High, f <sub>S</sub> = 0Hz, AIN=2V	2.5	3	4	4		
I <sub>VCCQ</sub>	VCC quiescent current	OUT(L) = Low, f <sub>S</sub> = 0Hz, AIN=2V	1.45	2	2.75	mA		
		OUT(H) = High, f <sub>S</sub> = 0Hz, AIN=2V	3.6	4	5.9	mA		
$I_{VDDQ}$	VDD quiescent current	OUT(L) = Low, f <sub>S</sub> = 0Hz, AIN=2V	3.1	3.7	5.3			
LOGIC INPUTS	S — IN+, IN– and RST/EN				I			
V <sub>INH</sub>	Input high threshold	V <sub>CC</sub> =3.3V		1.85	2.31	V		
V <sub>INL</sub>	Input low threshold	V <sub>CC</sub> =3.3V	0.99	1.52		V		
V <sub>INHYS</sub>	Input threshold hysteresis	V <sub>CC</sub> =3.3V		0.33		V		
I <sub>IH</sub>	Input high level input leakage current	V <sub>IN</sub> = VCC		90		μA		
I <sub>IL</sub>	Input low level input leakage	V <sub>IN</sub> = GND		-90		μA		
R <sub>IND</sub>	Input pins pull down resistance	see セクション 7 for more information	28.5	55	113			
R <sub>INU</sub>	Input pins pull up resistance	see セクション 7 for more information	28.5	55	113	kΩ		
T <sub>INFIL</sub>	IN+, IN– and RST/EN deglitch (ON and OFF) filter time	f <sub>S</sub> = 50kHz	28	40	50	ns		
T <sub>RSTFIL</sub>	Deglitch filter time to reset /FLT		400	650	800	ns		
GATE DRIVER								
I <sub>OUT</sub> , I <sub>OUTH</sub>	Peak source current			10		A		
I <sub>OUT</sub> , I <sub>OUTL</sub>	Peak sink current	C <sub>L</sub> =0.18μF, f <sub>S</sub> =1kHz		10		A		
R <sub>OUTH</sub> (3)	Output pull-up resistance	I <sub>OUT</sub> = -0.1A	1.5	2.5	4.9	Ω		
R <sub>OUTL</sub>	Output pull-down resistance	I <sub>OUT</sub> = 0.1A	0.1	0.3	0.7	Ω		
V <sub>OUTH</sub>	High level output voltage	I <sub>OUT</sub> = -0.2A, V <sub>DD</sub> =18V		17.5		V		
V <sub>OUTL</sub>	Low level output voltage	I <sub>OUT</sub> = 0.2A		60		mV		
ACTIVE PULLI		001						
V <sub>OUTPD</sub>	Output active pull down on OUTL	I <sub>OUTL</sub> or I <sub>OUT</sub> = 0.1×I <sub>OUT(L)(tpy)</sub> , VDD=OPEN, VEE=COM	1.5	2.0	2.5	V		
EXTERNAL MI	LLER CLAMP							
		Reference to VEE	1.5	2.0	2.5	V		
$V_{CLMPTH}$	Miller clamp threshold voltage							

Copyright © 2024 Texas Instruments Incorporated

# 5.9 Electrical Characteristics (続き)

VCC=3.3V or 5.0V, 1uF capacitor from VCC to GND, VDD–COM=20V, 18V or 15V, COM–VEE =0V, 5V, 8V or 15V,  $C_L=100pF$ ,  $-40^{\circ}C < T_J < 150^{\circ}C$  (unless otherwise noted)<sup>(1)</sup> (2).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>CLMPEH</sub> Peak source current		C <sub>CLMPE</sub> = 10nF ; ensured by design		0.25		Α	
I <sub>CLMPEL</sub>	Peak sink current	C <sub>CLMPE</sub> = 10nF	0.12	0.25	0.37	Α	
t <sub>CLMPER</sub>	Rising time	C = 230pE		20	40	ns	
t <sub>DCLMPE</sub>	Miller clamp ON delay time	C <sub>CLMPE</sub> = 330pF		40	70	ns	
SHORT CIRCU	JIT CLAMPING						
V <sub>CLP-OUT(H)</sub>	V <sub>OUT</sub> -VDD, V <sub>OUTH</sub> -VDD	OUT = Low, I <sub>OUT(H)</sub> = 500mA, t <sub>CLP</sub> =10us		0.9		V	
V <sub>CLP-OUT(L)</sub>	V <sub>OUT</sub> -VDD, V <sub>OUTL</sub> -VDD	OUT = High, I <sub>OUT(L)</sub> = 500mA, t <sub>CLP</sub> =10us		1.8		V	
OC PROTECT	ION						
I <sub>DCHG</sub>	OC pull down current when	V <sub>OC</sub> = 1V		40		mA	
V <sub>OCTH</sub>	Detection Threshold		0.63	0.7	0.77	V	
V <sub>OCL</sub>	Voltage when OUT(L) = LOW, Reference to COM	I <sub>OC</sub> = 5mA		0.13		٧	
t <sub>OCFIL</sub>	OC fault deglitch filter		95	120	180	ns	
tocoff	OC propagation delay to OUT(L) 90%		150	270	400	ns	
t <sub>OCFLT</sub>	OC to FLT low delay	1	300	530	750	ns	
2-LEVEL TURI	NOFF (Triggered by OC)						
V <sub>2LOFF</sub>	2LOFF voltage threshold		8.3	9.0	10.0	V	
t <sub>2LOFF</sub>	2LOFF voltage duration		500		1000	ns	
I <sub>TL1</sub>	High to 2-Level transition sink current			900		mA	
I <sub>TL3</sub>	Soft turn-off current on fault conditions	V <sub>DD</sub> -V <sub>EE</sub> =20V, V <sub>OUTL</sub> -COM=8V	500	900	1200	mA	
ISOLATED TE	MPERATURE SENSE AND MONITOR (AIN-	APWM)					
V <sub>AIN</sub>	Analog sensing voltage range		0.6		4.5	V	
I <sub>AIN</sub>	Internal current source	V <sub>AIN</sub> =2.5V, -40°C< T <sub>J</sub> < 150°C	196	203	209	μA	
f <sub>APWM</sub>	APWM output frequency	V <sub>AIN</sub> =2.5V	360	400	440	kHz	
BW <sub>AIN</sub>	AIN–APWM bandwidth			10		kHz	
		V <sub>AIN</sub> = 0.6V	85	88	91		
$D_{APWM}$	APWM Dutycycle	V <sub>AIN</sub> = 2.5V	47	50	53	%	
		V <sub>AIN</sub> = 4.5V	7	10	13		
FLT AND RDY	REPORTING						
t <sub>RDYHLD</sub>	VDD UVLO RDY low minimum holding time		0.55		1	ms	
t <sub>FLTMUTE</sub>	Output mute time on fault	Reset fault through RST/EN	0.55		1	ms	
R <sub>ODON</sub>	Open drain output on resistance	I <sub>ODON</sub> = 5mA		30		Ω	
V <sub>ODL</sub>	Open drain low output voltage	I <sub>ODON</sub> = 5mA			0.3	V	
соммон мо	DE TRANSIENT IMMUNITY						
CMTI	Common-mode transient immunity	V <sub>CM</sub> = 1500 V	150			V/ns	
		1					

<sup>(1)</sup> Current are positive into and negative out of the specified terminal.

9

<sup>(2)</sup> All voltages are referenced to COM unless otherwise notified.

<sup>(3)</sup> For internal PMOS only. Refer to セクション 7.3 for effective pull-up resistance.




# **5.10 Switching Characteristics**

VCC=5.0V, 1uF capacitor from VCC to GND, VDD–COM=20V, 18V or 15V, COM–VEE = 3V, 5V or 8V,  $C_L$ =100pF,  $-40^{\circ}C<T_J<150^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PDHL</sub>	Propagation delay time – High to Low		60	90	130	
t <sub>PDLH</sub>	Propagation delay time – Low to High		60	90	130	
PWD	Pulse width distortion  t <sub>PDHL</sub> - t <sub>PDLH</sub>				30	ns
t <sub>sk-pp</sub>	Part to Part skew	Rising or Falling Propagation Delay			30	115
t <sub>r</sub>	Driver output rise time	C <sub>L</sub> =10nF		33		
t <sub>f</sub>	Driver output fall time	C <sub>L</sub> =10nF		27		
f <sub>MAX</sub>	Maximum switching frequency				1	MHz

10

### **5.11 Insulation Characteristics Curves**








図 5-1. Thermal Derating Curve for Limiting Current 図 5-2. Thermal Derating Curve for Limiting Power


per VDE







# **5.12 Typical Characteristics**












15



#### **6 Parameter Measurement Information**

### 6.1 Propagation Delay

### 6.1.1 Regular Turn-OFF

☑ 6-1 shows the propagation delay measurement for non-inverting configurations. ☑ 6-2 shows the propagation delay measurement with the inverting configurations.




図 6-1. Non-inverting Logic Propagation Delay Measurement





図 6-2. Inverting Logic Propagation Delay Measurement

17



### 6.2 Input Deglitch Filter

In order to increase the robustness of gate driver over noise transient and accidental small pulses on the input pins, for example IN+, IN-,  $\overline{RST}/EN$ , a 40-ns deglitch filter is designed to filter out the transients and make sure there is no faulty output responses or accidental driver malfunctions. When the IN+ or IN- PWM pulse is smaller than the input deglitch filter width,  $T_{INFIL}$ , there will be no responses on OUT drive signal.  $\boxtimes$  6-3 and  $\boxtimes$  6-4 shows the IN+ pin ON and OFF pulse deglitch filter effect.  $\boxtimes$  6-5 and  $\boxtimes$  6-6 shows the IN- pin ON and OFF pulse deglitch filter effect.



### 6.3 Active Miller Clamp

#### 6.3.1 External Active Miller Clamp

For gate driver application with unipolar bias supply or bipolar supply with small negative turn-off voltage, active miller clamp can help add an additional low impedance path to bypass the miller current and prevent the high dV/dt introduced unintentional turn-on through the miller capacitance. Different from the internal active miller clamp, external active miller clamp function is used for applications where the gate driver may not be close to the power device or power module due to system layout considerations. External active miller clamp function provide a 5-V gate drive signal to turn-on the external miller clamp FET when the gate driver voltage is less than miller clamp threshold,  $V_{CLMPTH}$ .  $\boxtimes$  6-7 shows the timing diagram for external active miller clamp function.




図 6-7. Timing Diagram for External Active Miller Clamp Function

19



# 6.4 Under Voltage Lockout (UVLO)

UVLO is one of the key protection features designed to protect the system in case of bias supply failures on VCC — primary side power supply, and VDD — secondary side power supply.

#### **6.4.1 VCC UVLO**

The VCC UVLO protection details are discussed in this section. 🗵 6-8 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN–APWM.




図 6-8. VCC UVLO Protection Timing Diagram

#### **6.4.2 VDD UVLO**

The VDD UVLO protection details are discussed in this section. 🗵 6-9 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN–APWM.




図 6-9. VDD UVLO Protection Timing Diagram

21



# 6.5 OC (Over Current) Protection

### 6.5.1 OC Protection with 2-Level Turn-OFF

OC Protection is used to sense the current of SiC-MOSFETs and IGBTs under over current or shoot-through condition. 🗵 6-10 shows the timing diagram of OC operation with 2-level turn-off.




図 6-10. OC Protection with 2-Level Turn-OFF

### 7 Detailed Description

#### 7.1 Overview

The UCC21732-Q1 device is an advanced isolated gate driver with state-of-art protection and sensing features for SiC MOSFETs and IGBTs. The device can support up to 2121V DC operating voltage based on SiC MOSFETs and IGBTs, and can be used to above 10-kW applications such as HEV/EV traction inverter, motor drive, on-board and off-board battery charger, solar inverter, etc. The galvanic isolation is implemented by the capacitive isolation technology, which can realize a reliable reinforced isolation between the low voltage DSP/MCU and high voltage side.

The ±10-A peak sink and source current of UCC21732-Q1 can drive the SiC MOSFET modules and IGBT modules directly without an extra buffer. The driver can also be used to drive higher power modules or parallel modules with external buffer stage. The input side is isolated with the output side with a reinforced isolation barrier based on capacitive isolation technology. The device can support up to 1.5-kV<sub>RMS</sub> working voltage, 12.8-kV<sub>PK</sub> surge immunity with longer than 40 years isolation barrier life. The strong drive strength helps to switch the device fast and reduce the switching loss. While the 150-V/ns minimum CMTI ensures the reliability of the system with fast switching speed. The small propagation delay and part-to-part skew can minimize the deadtime setting, so the conduction loss can be reduced.


The device includes extensive protection and monitor features to increase the reliability and robustness of the SiC MOSFET and IGBT based systems. The 12-V output side power supply UVLO is suitable for switches with gate voltage ≥ 15 V. The active miller clamp feature prevents the false turn on causing by miller capacitance during fast switching. External miller clamp FET can be used, providing more versatility to the system design. The device has the state-of-art overcurrent and short circuit detection time, and fault reporting function to the low voltage side DSP/MCU. The 2-level turn-off with soft turn off is triggered when the overcurrent or short circuit fault is detected, minimizing the short circuit energy while reducing the overshoot voltage on the switches.

The isolated analog to PWM sensor can be used as switch temperature sensing, DC bus voltage sensing, auxiliary power supply sensing, and so forth. The PWM signal can be fed directly to DSP/MCU or through a low-pass filter as an analog signal.

23



#### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Power Supply

The input side power supply VCC can support a wide voltage range from 3 V to 5.5 V. The device supports both unipolar and bipolar power supply on the output side, with a wide range from 13 V to 33 V from VDD to VEE. The negative power supply with respect to switch source or emitter is usually adopted to avoid false turn on when the other switch in the phase leg is turned on. The negative voltage is especially important for SiC MOSFET due to its fast switching speed.

#### 7.3.2 Driver Stage

UCC21732-Q1 has ±10-A peak drive strength and is suitable for high power applications. The high drive strength can drive a SiC MOSFET module, IGBT module or paralleled discrete devices directly without extra buffer stage. UCC21732-Q1 can also be used to drive higher power modules or parallel modules with extra buffer stage. Regardless of the values of VDD, the peak sink and source current can be kept at 10 A. The driver features an

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

important safety function wherein, when the input pins are in floating condition, the OUTH/OUTL is held in LOW state. The split output of the driver stage is depicted in . The driver has rail-to-rail output by implementing a hybrid pull-up structure with a P-Channel MOSFET in parallel with an N-Channel MOSFET, and an N-Channel MOSFET to pulldown. The pull-up NMOS is the same as the pull down NMOS, so the on resistance  $R_{\text{NMOS}}$  is the same as  $R_{\text{OL}}$ . The hybrid pull-up structure delivers the highest peak-source current when it is most needed, during the miller plateau region of the power semiconductor turn-on transient. The  $R_{\text{OH}}$  in represents the onresistance of the pull-up P-Channel MOSFET. However, the effective pull-up resistance is much smaller than  $R_{\text{OH}}$ . Since the pull-up N-Channel MOSFET has much smaller on-resistance than the P-Channel MOSFET, the pull-up N-Channel MOSFET dominates most of the turn-on transient, until the voltage on OUTH pin is about 3V below VDD voltage. The effective resistance of the hybrid pull-up structure during this period is about 2 x  $R_{\text{OL}}$ . Then the P-Channel MOSFET pulls up the OUTH voltage to VDD rail. The low pull-up impedance results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.

The pull-down structure of the driver stage is implemented solely by a pull-down N-Channel MOSFET. This MOSFET can ensure the OUTL voltage be pulled down to VEE rail. The low pull-down impedance not only results in high sink current to reduce the turn-off time, but also helps to increase the noise immunity considering the miller effect.




図 7-1. Gate Driver Output Stage

#### 7.3.3 VCC and VDD Undervoltage Lockout (UVLO)

UCC21732-Q1 implements the internal UVLO protection feature for both input and output power supplies VCC and VDD. When the supply voltage is lower than the threshold voltage, the driver output is held as LOW. The output only goes HIGH when both VCC and VDD are out of the UVLO status. The UVLO protection feature not only reduces the power consumption of the driver itself during low power supply voltage condition, but also increases the efficiency of the power stage. For SiC MOSFET and IGBT, the on-resistance reduces while the gate-source voltage or gate-emitter voltage increases. If the power semiconductor is turned on with a low VDD value, the conduction loss increases significantly and can lead to a thermal issue and efficiency reduction of the power stage. UCC21732-Q1 implements 12-V threshold voltage of VDD UVLO, with 800-mV hysteresis. This threshold voltage is suitable for both SiC MOSFET and IGBT.

The UVLO protection block features with hysteresis and deglitch filter, which help to improve the noise immunity of the power supply. During the turn on and turn off switching transient, the driver sources and sinks a peak transient current from the power supply, which can result in sudden voltage drop of the power supply. With hysteresis and UVLO deglitch filter, the internal UVLO protection block will ignore small noises during the normal switching transients.

The timing diagrams of the UVLO feature of VCC and VDD are shown in  $\boxtimes$  6-8, and  $\boxtimes$  6-9. The RDY pin on the input side is used to indicate the power good condition. The RDY pin is open drain. During UVLO condition, the RDY pin is held in low status and connected to GND. Normally the pin is pulled up externally to VCC to indicate the power good. The AIN-APWM function stops working during the UVLO status. The APWM pin on the input side will be held LOW.

#### 7.3.4 Active Pulldown

UCC21732-Q1 implements an active pulldown feature to ensure the OUTH/OUTL pin clamping to VEE when the VDD is open. The OUTH/OUTL pin is in high-impedance status when VDD is open, the active pulldown feature can prevent the output be false turned on before the device is back to control.




図 7-2. Active Pulldown

### 7.3.5 Short Circuit Clamping

During short circuit condition, the miller capacitance can cause a current sinking to the OUTH/OUTL pin due to the high dV/dt and boost the OUTH/OUTL voltage. The short circuit clamping feature of UCC21732-Q1 can clamp the OUTH/OUTL pin voltage to be slightly higher than VDD, which can protect the power semiconductors from a gate-source and gate-emitter overvoltage breakdown. This feature is realized by an internal diode from the OUTH/OUTL to VDD.





図 7-3. Short Circuit Clamping

#### 7.3.6 External Active Miller Clamp

Active miller clamp feature is important to prevent the false turn-on while the driver is in OFF state. In applications which the device can be in synchronous rectifier mode, the body diode conducts the current during the deadtime while the device is in OFF state, the drain-source or collector-emitter voltage remains the same and the dV/dt happens when the other power semiconductor of the phase leg turns on. The low internal pull-down impedance of UCC21732-Q1 can provide a strong pulldown to hold the OUTL to VEE. However, external gate resistance is usually adopted to limit the dV/dt. The miller effect during the turn on transient of the other power semiconductor can cause a voltage drop on the external gate resistor, which boost the gate-source or gate-emitter voltage. If the voltage on  $V_{GS}$  or  $V_{GE}$  is higher than the threshold voltage of the power semiconductor, a shoot through can happen and cause catastrophic damage. The active miller clamp feature of UCC21732-Q1 drives an external MOSFET, which connects to the device gate. The external MOSFET is triggered when the gate voltage is lower than  $V_{CLMPTH}$ , which is 2 V above VEE, and creates a low impedance path to avoid the false turn on issue.



☑ 7-4. Active Miller Clamp

27

#### 7.3.7 Overcurrent and Short Circuit Protection

The UCC21732-Q1 implements a fast overcurrent and short circuit protection feature to protect the SiC MOSFET or IGBT from catastrophic breakdown during fault. The OC pin of the device has a typical 0.7-V threshold with respect to COM, source or emitter of the power semiconductor. When the input is in floating condition, or the output is held in low state, the OC pin is pulled down by an internal MOSFET and held in LOW state, which prevents the overcurrent and short circuit fault from false triggering. The OC pin is in high-impedance state when the output is in high state, which means the overcurrent and short circuit protection feature only works when the power semiconductor is in on state. The internal pulldown MOSFET helps to discharge the voltage of OC pin when the power semiconductor is turned off.

The overcurrent and short circuit protection feature can be used to SiC MOSFET module or IGBT module with SenseFET, traditional desaturation circuit and shunt resistor in series with the power loop for lower power applications. For SiC MOSFET module or IGBT module with SenseFET, the SenseFET integrated in the module can scale down the drain current or collector current. With an external high precision sense resistor, the drain current or collector current can be accurately measured. If the voltage of the sensed resistor higher than the overcurrent threshold  $V_{\rm OCTH}$  is detected, the 2-Level turn-off is initiated. A fault will be reported to the input side FLT pin to DSP/MCU. The output is held to LOW after the fault is detected, and can only be reset by the RST/EN pin. The state-of-art overcurrent and short circuit detection time helps to ensure a short shutdown time for SiC MOSFET and IGBT.

The overcurrent and short circuit protection feature can also be paired with desaturation circuit and shunt resistors. The DESAT threshold can be programmable in this case, which increases the versatility of the device. Detailed application diagrams of desaturation circuit and shunt resistor will be given in Overcurrent and Short Circuit Protection.

- High current and high dl/dt during the overcurrent and short circuit fault can cause a voltage bounce on shunt resistor's parasitic inductance and board layout parasitic, which results in false trigger of OC pin. High precision, low ESL and small value resistor must be used in this approach.
- Shunt resistor approach is not recommended for high power applications and short circuit protection of the low power applications.

The detailed applications of the overcurrent and short circuit feature is discussed in the Application and Implementation section.




図 7-5. Overcurrent and Short Circuit Protection

### 7.3.8 2-Level Turn-Off

The UCC21732-Q1 initiates a fast 2-level turn-off when the overcurrent and short circuit protection is triggered. When the overcurrent and short circuit fault happens, the power power semiconductor transits from the linear region to the saturation region very fast. The channel current is controlled by the gate voltage. By pulling down the gate voltage to a mid-voltage level V2LOFF and stay for a fixed time t2LOFF, the channel current can be limited to a much lower level, which significantly reduces the energy dissipation during the fault event. After t2LOFF, the driver continues to pull down the gate voltage by the soft turn off current ITL3 until it reaches VEE. With dl/dt of the channel current is controlled by the gate voltage and decreasing in a soft manner, thus the overshoot of the power semiconductor is limited and prevents the overvoltage breakdown. The timing diagram of 2-level turn-off shows in  $\boxtimes$  6-10.




図 7-6. 2-Level Turn-Off

#### 7.3.9 Fault (FLT, Reset and Enable (RST/EN)

The  $\overline{FLT}$  pin of the UCC21732-Q1 is open drain and can report a fault signal to the DSP/MCU when the overcurrent and short circuit fault is detected through OC pin. The  $\overline{FLT}$  pin is pulled down to GND, and is held in low state unless a reset signal is received from  $\overline{RST}/EN$ . The device has a fault mute time  $t_{FLTMUTE}$ , within which the device ignores any reset signal.

The RST/EN is pulled down internally. The device is disabled by default if the RST/EN pin is floating. The pin has two purposes:

- Resets the overcurrent and short circuit fault signaled on FLT pin. The RST/EN pin is active low, if the pin is set and held in low state for more than t<sub>RSTFIL</sub>, the fault signal is reset and FLT is reset back to the high impedance status at the rising edge of RST/EN pin.
- Enable and shutdown the device. If the RST/EN pin is pulled low, the driver is disabled and shut down by the
  regular turn off. The pin must be pulled up externally to enable the part, otherwise the device is disabled by
  default.

#### 7.3.10 Isolated Analog to PWM Signal Function

The UCC21732-Q1 features an isolated analog to PWM signal function from AIN to APWM pin, which allows the isolated temperature sensing, high voltage dc bus voltage sensing, etc. An internal current source  $I_{AIN}$  in AIN pin is implemented in the device to bias an external thermal diode or temperature sensing resistor. The UCC21732-Q1 encodes the voltage signal  $V_{AIN}$  to a PWM signal, passing through the reinforced isolation barrier, and output to APWM pin on the input side. The PWM signal can either be transferred directly to DSP/MCU to calculate the duty cycle, or filtered by a simple RC filter as an analog signal. The AIN voltage input range is from 0.6 V to 4.5

V, and the corresponding duty cycle of the APWM output ranges from 88% to 10%. The duty cycle increases linearly from 10% to 88% while the AIN voltage decreases from 4.5 V to 0.6 V. This corresponds to the temperature coefficient of the negative temperature coefficient (NTC) resistor and thermal diode. When AIN is floating, the AIN voltage is 5 V and the APWM operates at 400 kHz with approximately 10% duty cycle. The accuracy of the duty cycle is  $\pm 5\%$  across temperature without one time calibration. The accuracy can be improved to  $\pm 2\%$  with calibration. The accuracy of the internal current source  $I_{AIN}$  is 3% across temperature.

The isolated analog to PWM signal feature can also support other analog signal sensing, such as the high voltage dc bus voltage, ans so on. The internal current source I<sub>AIN</sub> should be taken into account when designing the potential divider if sensing a high voltage.




図 7-7. Isolated Analog to PWM Signal

### 7.4 Device Functional Modes

表 7-1 lists the device function.

表 7-1. Function Table

	INPUT					OUTPUT					
VCC	VDD	VEE	IN+	IN-	RST/EN	AIN	RDY	FLT	OUTH/ OUTL	CLMPE	APWM
PU	PD	PU	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PD	PU	PU	Х	Х	Х	Х	Low	HiZ	Low	High	Low
PU	PU	PU	Х	Х	Low	Х	HiZ	HiZ	Low	High	Low
PU	Open	PU	Х	Х	Х	Х	Low	HiZ	HiZ	HiZ	HiZ
PU	PU	Open	Х	Х	Х	Х	Low	HiZ	Low	High	Low
PU	PU	PU	Low	Х	High	Х	HiZ	HiZ	Low	High	P*
PU	PU	PU	Х	High	High	Х	HiZ	HiZ	Low	High	P*
PU	PU	PU	High	High	High	Х	HiZ	HiZ	Low	High	P*
PU	PU	PU	High	Low	High	Х	HiZ	HiZ	High	HiZ	P*

PU: Power Up (VCC  $\geq$  2.85 V, VDD  $\geq$  13.1 V, VEE  $\leq$  0 V); PD: Power Down (VCC  $\leq$  2.35 V, VDD  $\leq$  9.9 V); X: Irrelevant; P\*: PWM Pulse; HiZ: High Impedance

31



### 8 Applications and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

The UCC21732-Q1 device is very versatile because of the strong drive strength, wide range of output power supply, high isolation ratings, high CMTI and superior protection and sensing features. The 1.5-kVRMS working voltage and 12.8-kVPK surge immunity can support up both SiC MOSFET and IGBT modules with DC bus voltage up to 2121V. The device can be used in both low power and high power applications such as the traction inverter in HEV/EV, on-board charger and charging pile, motor driver, solar inverter, industrial power supplies and so on. The device can drive the high power SiC MOSFET module, IGBT module or paralleled discrete device directly without external buffer drive circuit based on NPN/PNP bipolar transistor in totem-pole structure, which allows the driver to have more control to the power semiconductor and saves the cost and space of the board design. The UCC21732-Q1 can also be used to drive very high power modules or paralleled modules with external buffer stage. The input side can support power supply and microcontroller signal from 3.3 V to 5 V, and the device level shifts the signal to output side through reinforced isolation barrier. The device has wide output power supply range from 13 V to 33 V and support wide range of negative power supply. This allows the driver to be used in SiC MOSFET applications, IGBT application and many others. The 12-V UVLO benefits the power semiconductor with lower conduction loss and improves the system efficiency. As a reinforced isolated single channel driver, the device can be used to drive either a low-side or high-side driver.

The UCC21732-Q1 device features extensive protection and monitoring features, which can monitor, report and protect the system from various fault conditions.

- Fast detection and protection for the overcurrent and short circuit fault. The feature is preferable in a split source SiC MOSFET module or a split emitter IGBT module. For the modules with no integrated current mirror or paralleled discrete semiconductors, the traditional desaturation circuit can be modified to implement short circuit protection. The semiconductor is shutdown when the fault is detected and FLTb pin is pulled down to indicate the fault detection. The device is latched unless reset signal is received from the RST/EN pin.
- 2-level turn-off feature to protect the power semiconductor from catastrophic breakdown during overcurrent and short circuit fault. The shutdown energy can be controlled while the overshoot of the power semiconductor is limited.
- UVLO detection to protect the semiconductor from excessive conduction loss. Once the device is detected to be in UVLO mode, the output is pulled down and RDY pin indicates the power supply is lost. The device is back to normal operation mode once the power supply is out of the UVLO status. The power good status can be monitored from the RDY pin.
- Analog signal seensing with isolated analog to PWM signal feature. This feature allows the device to sense the temperature of the semiconductor from the thermal diode or temperature sensing resistor, or dc bus voltage with resistor divider. A PWM signal is generated on the low voltage side with reinforced isolated from the high voltage side. The signal can be fed back to the microcontroller for the temperature monitoring, voltage monitoring and so on.
- The active miller clamp feature protects the power semiconductor from false turn on by driving an external MOSFET. This feature allows the flexibility of the board layout design and the pulldown strength of miller clamp FET.

- Enable and disable function through the RSTb/EN pin.
- Short circuit clamping
- Active pulldown

### 8.2 Typical Application

№ 8-1 shows the typical application of a half bridge using two UCC21732-Q1 isolated gate drivers. The half bridge is a basic element in various power electronics applications such as traction inverter in HEV/EV to convert the DC current of the electric vehicle's battery to the AC current to drive the electric motor in the propulsion system. The topology can also be used in motor drive applications to control the operating speed and torque of the AC motors.




図 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

The design of the power system for end equipment should consider some design requirements to ensure the reliable operation of UCC1732-Q1 through the load range. The design considerations include the peak source and sink current, power dissipation, overcurrent and short circuit protection, AIN-APWM function for analog signal sensing and so on.

A design example for a half bridge based on IGBT is given in this subsection. The design parameters are show in  $\frac{1}{8}$  8-1.

表 8-1. Design Parameters

PARAMETER	VALUE					
Input Supply Voltage	5 V					
IN-OUT Configuration	Non-inverting					
Positive Output Voltage VDD	15 V					
Negative Output Voltage VEE	-5 V					
DC Bus Voltage	800 V					
Peak Drain Current	300 A					
Switching Frequency	50 kHz					

Product Folder Links: UCC21732-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33



表 8-1. Design Parameters (続き)

PARAMETER	VALUE		
Switch Type	IGBT Module		

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input Filters for IN+, IN- and RST/EN

In the applications of traction inverter or motor drive, the power semiconductors are in hard switching mode. With the strong drive strength of UCC21732-Q1, the dV/dt can be high, especially for SiC MOSFET. Noise can not only be coupled to the gate voltage due to the parasitic inductance, but also to the input side as the non-ideal PCB layout and coupled capacitance.

The UCC21732-Q1 features a 40-ns internal deglitch filter to IN+, IN- and  $\overline{RST}/EN$  pin. Any signal less than 40 ns can be filtered out from the input pins. For noisy systems, external low-pass filter can be added externally to the input pins. Adding low-pass filters to IN+, IN- and  $\overline{RST}/EN$  pins can effectively increase the noise immunity and increase the signal integrity. When not in use, the IN+, IN- and  $\overline{RST}/EN$  pins should not be floating. IN-should be tied to GND if only IN+ is used for non-inverting input to output configuration. The purpose of the low-pass filter is to filter out the high frequency noise generated by the layout parasitics. While choosing the low-pass filter resistors and capacitors, both the noise immunity effect and delay time should be considered according to the system requirements.

#### 8.2.2.2 PWM Interlock of IN+ and IN-

The UCC21732-Q1 features the PWM interlock for IN+ and IN- pins, which can be used to prevent the phase leg shoot through issue. As shown in 表 7-1, the output is logic low while both IN+ and IN- are logic high. When only IN+ is used, IN- can be tied to GND. To utilize the PWM interlock function, the PWM signal of the other switch in the phase leg can be sent to the IN- pin. As shown in 図 8-2, the PWM\_T is the PWM signal to top side switch, the PWM\_B is the PWM signal to bottom side switch. For the top side gate driver, the PWM\_T signal is given to the IN+ pin, while the PWM\_B signal is given to the IN- pin; for the bottom side gate driver, the PWM\_B signal is given to the IN+ pin, while PWM\_T signal is given to the IN- pin. When both PWM\_T and PWM\_B signals are high, the outputs of both gate drivers are logic low to prevent the shoot through condition.




図 8-2. PWM Interlock for a Half Bridge

#### 8.2.2.3 FLT, RDY and RST/EN Pin Circuitry

Both  $\overline{\text{FLT}}$  and RDY pin are open-drain output. The  $\overline{\text{RST}/\text{EN}}$  pin has  $50\text{-}k\Omega$  internal pulldown resistor, so the driver is in OFF status if the  $\overline{\text{RST}/\text{EN}}$  pin is not pulled up externally. A  $5\text{-}k\Omega$  resistor can be used as pullup resistor for the  $\overline{\text{FLT}}$ , RDY and  $\overline{\text{RST}/\text{EN}}$  pins.

To improve the noise immunity due to the parasitic coupling and common mode noise, low-pass filters can be added between the FLT, RDY and RST/EN pins and the microcontroller. A filter capacitor between 100 pF to 300 pF can be added.




図 8-3. FLT, RDY and RST/EN Pins Circuitry

#### 8.2.2.4 RST/EN Pin Control

The  $\overline{RST}/EN$  pin has two functions. It can be used to enable and shutdown the outputs of the driver, and reset the fault signaled on the  $\overline{FLT}$  pin.  $\overline{RST}/EN$  pin needs to be pulled up to enable the device; when the pin is pulled down, the device is in disabled status. With a 50-k $\Omega$  pulldown resistor existing, the driver is disabled by default.

When the driver is latched after overcurrent or short circuit fault is detected, the  $\overline{FLT}$  pin and output are latched low and need to be reset by  $\overline{RST}/EN$  pin.  $\overline{RST}/EN$  pin is active low. The microcntroller needs to send a signal to  $\overline{RST}/EN$  pin after the fault mute time  $t_{FLTMUTE}$  to reset the driver. This pin can also be used to automatically reset the driver. The continuous input signal IN+ or IN- can be applied to  $\overline{RST}/EN$  pin, so the microcontroller does not need to generate another control signal to reset the driver. If non-inverting input IN+ is used, then IN+ can be tied to  $\overline{RST}/EN$  pin. If inverting input IN- is used, then a NOT logic is needed between the inverting PWM signal from the microcontroller and the  $\overline{RST}/EN$  pin. In this case, the driver can be reset in every switching cycle without an extra control signal from microcontroller to  $\overline{RST}/EN$  pin.






図 8-4. Automatic Reset Control

#### 8.2.2.5 Turn-On and Turn-Off Gate Resistors

The UCC21732-Q1 features split outputs OUTH and OUTL, which enables the independent control of the turn on and turn off switching speed. The turn-on and turn-off resistance determine the peak source and sink current, which controls the switching speed in turn. Meanwhile, the power dissipation in the gate driver should be considered to ensure the device is in the thermal limit. At first, the peak source and sink current are calculated as:

$$\begin{split} I_{source\_pk} &= min(10A, \frac{VDD - VEE}{R_{OH\_EFF} + R_{ON} + R_{G\_Int}}) \\ I_{sink\_pk} &= min(10A, \frac{VDD - VEE}{R_{OL} + R_{OFF} + R_{G\_Int}}) \end{split} \tag{1}$$

#### Where

- $R_{OH\_EFF}$  is the effective internal pull-up resistance of the hybrid pull-up structure, which is approximately 2 x  $R_{OL}$ , about 0.7  $\Omega$
- $R_{OL}$  is the internal pull-down resistance, about 0.3  $\Omega$
- R<sub>ON</sub> is the external turn-on gate resistance
- · R<sub>OFF</sub> is the external turn-off gate resistance
- ullet R<sub>G Int</sub> is the internal resistance of the SiC MOSFET or IGBT module




図 8-5. Output Model for Calculating Peak Gate Current

For example, for an IGBT module based system with the following parameters:

- $Q_{q} = 3300 \text{ nC}$
- R<sub>G\_Int</sub> = 1.7 Ω
   R<sub>ON</sub>=R<sub>OFF</sub>= 1 Ω

The peak source and sink current in this case are:

Thus by using  $1-\Omega$  external gate resistance, the peak source current is 5.9 A, the peak sink current is 6.7 A. The collector-to-emitter dV/dt during the turn on switching transient is dominated by the gate current at the miller plateau voltage. The hybrid pullup structure ensures the peak source current at the miller plateau voltage, unless the turn on gate resistor is too high. The faster the collector-to-emitter, V<sub>ce</sub>, voltage rises to V<sub>DC</sub>, the smaller the turn-on switching loss is. The dV/dt can be estimated as Q<sub>qc</sub>/I<sub>source pk</sub>. For the turn-off switching transient, the drain-to-source dV/dt is dominated by the load current, unless the turn-off gate resistor is too high. After V<sub>ce</sub> reaches the dc bus voltage, the power semiconductor is in saturation mode and the channel current is controlled by V<sub>qe</sub>. The peak sink current determines the dl/dt, which dominates the V<sub>ce</sub> voltage overshoot accordingly. If using relatively large turn-off gate resistance, the V<sub>ce</sub> overshoot can be limited. The overshoot can be estimated by:

$$\Delta V_{ce} = L_{stray} \cdot I_{load} / ((R_{OFF} + R_{OL} + R_{G\_Int}) \cdot C_{ies} \cdot In(V_{plat} / V_{th}))$$
(3)

Product Folder Links: UCC21732-Q1

- L<sub>stray</sub> is the stray inductance in power switching loop, as shown in ⊠ 8-6
- I<sub>load</sub> is the load current, which is the turn-off current of the power semiconductor
- Cies is the input capacitance of the power semiconductor
- $V_{\text{plat}}$  is the plateau voltage of the power semiconductor
- V<sub>th</sub> is the threshold voltage of the power semiconductor

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37






図 8-6. Stray Parasitic Inductance of IGBTs in a Half-Bridge Configuration

The power dissipation should be taken into account to maintain the gate driver within the thermal limit. The power loss of the gate driver includes the quiescent loss and the switching loss, which can be calculated as:

$$P_{DR} = P_{Q} + P_{SW} \tag{4}$$

 $P_Q$  is the quiescent power loss for the driver, which is  $I_q$  x (VDD-VEE) = 5 mA x 20 V = 0.100 W. The quiescent power loss is the power consumed by the internal circuits such as the input stage, reference voltage, logic circuits, protection circuits when the driver is swithing when the driver is biased with VDD and VEE, and also the charging and discharing current of the internal circuit when the driver is switching. The power dissipation when the driver is switching can be calculated as:

$$P_{\text{SW}} = \frac{1}{2} \cdot \left( \frac{R_{\text{OH\_EFF}}}{R_{\text{OH\_EFF}} + R_{\text{ON}} + R_{\text{G\_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OFF}} + R_{\text{G\_Int}}} \right) \cdot \left( \text{VDD-VEE} \right) \cdot f_{\text{sw}} \cdot Q_{\text{g}}$$

$$(5)$$

### Where

- Q<sub>q</sub> is the gate charge required at the operation point to fully charge the gate voltage from VEE to VDD
- f<sub>sw</sub> is the switching frequency

In this example, the P<sub>SW</sub> can be calculated as:

$$P_{\text{SW}} = \frac{1}{2} \cdot (\frac{R_{\text{OH\_EFF}}}{R_{\text{OH\_EFF}} + R_{\text{ON}} + R_{\text{G\_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OFF}} + R_{\text{G\_Int}}}) \cdot (\text{VDD-VEE}) \cdot f_{\text{sw}} \cdot Q_{\text{g}} = 0.505 \text{W} \tag{6}$$

Thus, the total power loss is:

$$P_{DR} = P_{Q} + P_{SW} = 0.10W + 0.505W = 0.605W$$
(7)

When the board temperature is 125°C, the junction temperature can be estimated as:

$$T_{j} = T_{b} + \psi_{jb} \cdot P_{DR} \approx 150^{\circ}C$$
(8)

Therefore, for the application in this example, with 125°C board temperature, the maximum switching frequency is ~50 kHz to keep the gate driver in the thermal limit. By using a lower switching frequency, or increasing external gate resistance, the gate driver can be operated at a higher switching frequency.

### 8.2.2.6 External Active Miller Clamp

External active miller clamp feature allows the gate driver to stay at the low status when the gate voltage is detected below  $V_{\text{CLMPTH}}$ . When the other switch of the phase leg turns on, the dV/dt can cause a current through the parasitic miller capacitance of the switch and sink in the gate driver. The sinking current causes a negative voltage drop on the turn off gate resistance, and bumps up the gate voltage to cause a false turn on. The external active miller clamp features allows flexibility of board layout and active miller clamp pulldown strength. Limited by the board layout, if the driver cannot be placed close enough to the switch, external active miller clamp MOSFET can be placed close to the switch and the MOSFET can be chosen according to the peak current needed. Caution must be exercised when the driver is place far from the power semiconductor. Since the device has high peak sink and source current, the high dl/dt in the gate loop can cause a ground bounce on the board parasitics. The ground bounce can cause a positive voltage bump on CLMPE pin during the turn off transient, and results in the external active miller clamp MOSFET to turn on shortly and add extra drive strength to the sink current. To reduce the ground bounce, a 2- $\Omega$  resistance is recommended to the gate of the external active clamp MOSFET.

When the  $V_{OUTH}$  is detected to be lower than  $V_{CLMPTH}$  above VEE, the CLMPE pin outputs a 5-V voltage with respect to VEE, the external clamp FET is in linear region and the pulldown current is determined by the peak drain current, unless the on-resistance of the external clamp FET is large.

$$I_{\text{CLMPE}\_PK} = \min(I_{\text{D}\_PK}, \frac{V_{\text{DS}}}{R_{\text{DS}\_ON}})$$
(9)

### Where

- I<sub>D PK</sub> is the peak drain current of the external clamp FET
- V<sub>DS</sub> is the drain-to-source voltage of the clamp FET when the CLMPE is activated
- R<sub>DS ON</sub> is the on-resistance of the external clamp FET

The total delay time of the active miller clamp circuit from the gate voltage detection threshold  $V_{\text{CLMPTH}}$  can be calculated as  $t_{\text{DCLMPE}}+t_{\text{CLMPER}}$ .  $t_{\text{CLMPER}}$  depends on the parameter of the external active miller clamp MOSFET. As long as the total delay time is longer than the deadtime of high-side and low-side switches, the driver can effectively protect the switch from false turn on issue caused by miller effect.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39






図 8-7. External Active Miller Clamp Configuration

### 8.2.2.7 Overcurrent and Short Circuit Protection

Fast and reliable overcurrent and short circuit protection is important to protect the catastrophic break down of the SiC MOSFET and IGBT modules, and improve the system reliability. The UCC21732-Q1 features a state-of-art overcurrent and short circuit protection, which can be applied to both SiC MOSFET and IGBT modules with various detection circuits.

### 8.2.2.7.1 Protection Based on Power Modules with Integrated SenseFET

The overcurrent and short circuit protection function is suitable for the SiC MOSFET and IGBT modules with integrated SenseFET. The SenseFET scales down the main power loop current and outputs the current with a dedicated pin of the power module. With external high precision sensing resistor, the scaled down current can be measured and the main power loop current can be calculated. The value of the sensing resistor  $R_S$  sets the protection threshold of the main current. For example, with a ratio of 1:N = 1:50000 of the integrated current mirror, by using the  $R_S$  as 20  $\Omega$ , the threshold protection current is:

$$I_{\text{OC}_{-}\text{TH}} = \frac{V_{\text{OCTH}}}{R_{\text{S}}} \cdot N = 1750A \tag{10}$$

The overcurrent and short circuit protection based on integrated SenseFET has high precision, as it is sensing the current directly. The accuracy of the method is related to two factors: the scaling down ratio of the main power loop current and the SenseFET, and the precision of the sensing resistor. Since the current is sensed from the SenseFET, which is isolated from the main power loop, and the current is scaled down significantly with much less dl/dt, the sensing loop has good noise immunity. To further improve the noise immunity, a low-pass filter can be added. A 100-pF to 10-nF filter capacitor can be added. The delay time caused by the low-pass filter should also be considered for the protection circuitry design.




図 8-8. Overcurrent and Short Circuit Protection Based on IGBT Module with SenseFET

#### 8.2.2.7.2 Protection Based on Desaturation Circuit

For SiC MOSFET and IGBT modules without SenseFET, desaturation (DESAT) circuit is the most popular circuit which is adopted for overcurrent and short circuit protection. The circuit consists of a current source, a resistor, a blanking capacitor and a diode. Normally the current source is provided from the gate driver, when the device turns on, a current source charges the blanking capacitor and the diode forward biased. During normal operation, the capacitor voltage is clamped by the switch V<sub>CE</sub> voltage. When short circuit happens, the capacitor voltage is quickly charged to the threshold voltage which triggers the device shutdown. For the UCC21732-Q1, the OC pin does not feature an internal current source. The current source should be generated externally from the output power supply. When UCC21732-Q1 is in OFF state, the OC pin is pulled down by an internal MOSFET, which creates an offset voltage on OC pin. By choosing R1 and R2 significantly higher than the pulldown resistance of the internal MOSFET, the offset can be ignored. When UCC21732-Q1 is in ON state, the OC pin is high impedance. The current source is generated by the output power supply VDD and the external resistor divider R1, R2, and R3. The overcurrent detection threshold voltage of the IGBT is:

$$V_{DET} = V_{OCTH} \cdot \frac{R_2 + R_3}{R_3} - V_F \tag{11}$$

The blanking time of the detection circuit is:

$$t_{BLK} = -\frac{R_1 + R_2}{R_1 + R_2 + R_3} \cdot R_3 \cdot C_{BLK} \cdot \ln(1 - \frac{R_1 + R_2 + R_3}{R_3} \cdot \frac{V_{OCTH}}{V_{DD}})$$
(12)

Where:

- V<sub>OCTH</sub> is the detection threshold voltage of the gate driver
- R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub> are the resistance of the voltage divider
- C<sub>BI K</sub> is the blanking capacitor
- V<sub>F</sub> is the forward voltage of the high voltage diode D<sub>HV</sub>

The modified desaturation circuit has all the benefits of the conventional desaturation circuit. The circuit has negligible power loss, and is easy to implement. The detection threshold voltage of IGBT and blanking time can be programmed by external components. Different with the conventional desaturation circuit, the overcurrent detection threshold voltage of the IGBT can be modified to any voltage level, either higher or lower than the

detection threshold voltage of the driver. A parallel schottky diode can be connected between OC and COM pins to prevent the negative voltage on the OC pin in noisy system. Since the desaturation circuit measures the  $V_{CE}$  of the IGBT or  $V_{DS}$  of the SiC MOSFET, not directly the current, the accuracy of the protection is not as high as the SenseFET based protection method. The current threshold cannot be accurately controlled in the protection.




図 8-9. Overcurrent and Short Circuit Protection Based on Desaturation Circuit

# 8.2.2.7.3 Protection Based on Shunt Resistor in Power Loop

In lower power applications, to simplify the circuit and reduce the cost, a shunt resistor can be used in series in the power loop and measure the current directly. Since the resistor is in series in the power loop, it directly measures the current and can have high accuracy by using a high precision resistor. The resistance needs to be small to reduce the power loss, and should have large enough voltage resolution for the protection. Since the sensing resistor is also in series in the gate driver loop, the voltage drop on the sensing resistor can cause the voltage drop on the gate voltage of the IGBT or SiC MOSFET modules. The parasitic inductance of the sensing resistor and the PCB trace of the sensing loop will also cause a noise voltage source during switching transient, which makes the gate voltage oscillate. Thus, this method is not recommended for high power application, or when dl/dt is high. To use it in low power application, the shunt resistor loop should be designed to have the optimal voltage drop and minimum noise injection to the gate loop.

Product Folder Links: UCC21732-Q1




図 8-10. Overcurrent and Short Circuit Protection Based on Shunt Resistor

# 8.2.2.8 Isolated Analog Signal Sensing

The isolated analog signal sensing feature provides a simple isolated channel for the isolated temperature detection, voltage sensing and etc. One typical application of this function is the temperature monitor of the power semiconductor. Thermal diodes or temperature sensing resistors are integrated in the SiC MOSFET or IGBT module close to the dies to monitor the junction temperature. UCC21732-Q1 has an internal 200-μA current source with 3% accuracy across temperature, which can forward bias the thermal diodes or create a voltage drop on the temperature sensing resistors. The sensed voltage from the AIN pin is passed through the isolation barrier to the input side and transformed to a PWM signal. The duty cycle of the PWM changes linearly from 10% to 88% when the AIN voltage changes from 4.5 V to 0.6 V and can be represented using ₹ 13.

$$D_{APWM}(\%) = -20 * V_{AIN} + 100$$
(13)

### 8.2.2.8.1 Isolated Temperature Sensing

A typical application circuit is shown in  $\boxtimes$  8-11. To sense temperature, the AIN pin is connected to the thermal diode or thermistor which can be discrete or integrated within the power module. A low-pass filter is recommended for the AIN input. Since the temperature signal does not have a high bandwidth, the low-pass filter is mainly used for filtering the noise introduced by the switching of the power device, which does not require stringent control for propagation delay. The filter capacitance for  $C_{\text{filt}}$  can be chosen between 1 nF to 100 nF and the filter resistance  $R_{\text{filt}}$  between 1  $\Omega$  to 10  $\Omega$  according to the noise level.

The output of APWM is directly connected to the microcontroller to measure the duty cycle dependent on the voltage input at AIN, using  $\pm 13$ .

English Data Sheet: SLUSDH7






図 8-11. Thermal Diode or Thermistor Temperature Sensing Configuration

When a high-precision voltage supply for VCC is used on the primary side of UCC21732-Q1 the duty cycle output of APWM may also be filtered and the voltage measured using the microcontroller's ADC input pin, as shown in  $\boxtimes$  8-12. The frequency of APWM is 400 kHz, so the value for  $R_{\text{filt}\_2}$  and  $C_{\text{filt}\_2}$  should be such that the cutoff frequency is below 400 kHz. Temperature does not change rapidly, thus the rise time due to the RC constant of the filter is not under a strict requirement.




図 8-12. APWM Channel with Filtered Output

The example below shows the results using a  $4.7\text{-k}\Omega$  NTC, NTCS0805E3472FMT, in series with a  $3\text{-k}\Omega$  resistor and also the thermal diode using four diode-connected MMBT3904 NPN transistors. The sensed voltage of the 4 MMBT3904 thermal diodes connected in series ranges from about 2.5 V to 1.6 V from 25°C to 135°C, corresponding to 50% to 68% duty cycle. The sensed voltage of the NTC thermistor connected in series with the  $3\text{-k}\Omega$  resistor ranges from about 1.5 V to 0.6 V from 25°C to 135°C, corresponding to 70% to 88% duty cycle. The voltage at VAIN of both sensors and the corresponding measured duty cycle at APWM is shown in  $\boxtimes$  8-13.

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated




図 8-13. Thermal Diode and NTC V<sub>AIN</sub> and Corresponding Duty Cycle at APWM

The duty cycle output has an accuracy of  $\pm 3\%$  throughout temperature without any calibration, as shown in  $\boxtimes$  8-14 but with single-point calibration at 25°C, the duty accuracy can be improved to  $\pm 1\%$ , as shown in  $\boxtimes$  8-15.




図 8-14. APWM Duty Error Without Calibration




図 8-15. APWM Duty Error with Single-Point Calibration

# 8.2.2.8.2 Isolated DC Bus Voltage Sensing

The AIN to APWM channel may be used for other applications such as the DC-link voltage sensing, as shown in  $\boxtimes$  8-16. The same filtering requirements as given above may be used in this case, as well. The number of attenuation resistors,  $R_{atten\_1}$  through  $R_{atten\_n}$ , is dependent on the voltage level and power rating of the resistor. The voltage is finally measured across  $R_{LV\_DC}$  to monitor the stepped-down voltage of the HV DC-link which must fall within the voltage range of AIN from 0.6 V to 4.5 V. The driver should be referenced to the same point as the measurement reference, thus in the case shown below the UCC21732-Q1 is driving the lower IGBT in the half-bridge and the DC-link voltage measurement is referenced to COM. The internal current source  $I_{AIN}$  should be taken into account when designing the resistor divider. The AIN pin voltage is:




図 8-16. DC-Link Voltage Sensing Configuration

Product Folder Links: UCC21732-Q1

# 8.2.2.9 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the NPN/PNP buffer shown in 🗵 8-17) can be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for peak currents up to 15 A, the D44VH10/ D45VH10 pair is up to 20-A peak.

In the case of a overcurrent detection, the soft turn off (STO) is activated. External components must be added to implement STO instead of normal turn off speed when an external buffer is used.  $C_{STO}$  sets the timing for soft turn off and  $R_{STO}$  limits the inrush current to below the current rating of the internal FET (10A).  $R_{STO}$  should be at least (VDD-VEE)/10. The soft turn off timing is determined by the internal current source of 400 mA and the capacitor  $C_{STO}$ .  $C_{STO}$  is calculated using the following equation.

$$C_{STO} = \frac{I_{STO} \cdot t_{STO}}{VDD - VEE}$$
(15)

- I<sub>STO</sub> is the the internal STO current source, 400 mA
- t<sub>STO</sub> is the desired STO timing




図 8-17. Current Buffer for Increased Drive Strength

# 9 Power Supply Recommendations

During the turn on and turn off switching transient, the peak source and sink current is provided by the VDD and VEE power supply. The large peak current is possible to drain the VDD and VEE voltage level and cause a voltage droop on the power supplies. To stabilize the power supply and ensure a reliable operation, a set of decoupling capacitors are recommended at the power supplies. Considering the UCC21732-Q1 has ±10-A peak drive strength and can generate high dV/dt, a 10-µF bypass cap is recommended between VDD and COM, VEE and COM. A 1-µF bypass cap is recommended between VCC and GND due to less current comparing with output side power supplies. A 0.1-µF decoupling cap is also recommended for each power supply to filter out high frequency noise. The decoupling capacitors must be low ESR and ESL to avoid high frequency noise, and should be placed as close as possible to the VCC, VDD, and VEE pins to prevent noise coupling from the system parasitics of PCB layout.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

47



# 10 Layout

# 10.1 Layout Guidelines

Due to the strong drive strength of the UCC21732-Q1, careful considerations must be taken in PCB design. Below are some key points:

- The driver should be placed as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
- The decoupling capacitors of the input and output power supplies should be placed as close as possible to the power supply pins. The peak current generated at each switching transient can cause high dl/dt and voltage spike on the parasitic inductance of PCB traces.
- The driver COM pin should be connected to the Kelvin connection of SiC MOSFET source or IGBT emitter. If
  the power device does not have a split Kelvin source or emitter, the COM pin should be connected as close
  as possible to the source or emitter terminal of the power device package to separate the gate loop from the
  high power switching loop.
- Use a ground plane on the input side to shield the input signals. The input signals can be distorted by the high frequency noise generated by the output side switching transients. The ground plane provides a low-inductance filter for the return current flow.
- If the gate driver is used for the low side switch which the COM pin connected to the dc bus negative, use the ground plane on the output side to shield the output signals from the noise generated by the switch node; if the gate driver is used for the high side switch, which the COM pin is connected to the switch node, ground plane is not recommended.
- If ground plane is not used on the output side, separate the return path of the OC and AIN ground loop from the gate loop ground which has large peak source and sink current.
- No PCB trace or copper is allowed under the gate driver. A PCB cutout is recommended to avoid any noise coupling between the input and output side which can contaminate the isolation barrier.

Product Folder Links: UCC21732-Q1

Copyright © 2024 Texas Instruments Incorporated



# 10.2 Layout Example




図 10-1. Layout Example



# 11 Device and Documentation Support

# 11.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

# 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

# 11.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 11.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

# 11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

# 11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLUSDH7



# **12 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (September 2019) to Revision C (January 2024)	Page
<ul><li>タイトルに車載用を追加</li></ul>	1
• AEC-Q100 認定の下に副項目を追加	
<ul><li>「特長」に「安全関連認証」を追加</li></ul>	
Added what to do with unused pins to Pin Functions table	
Changed recommended value of decoupling capacitors in Pin Functions table	
Added recommended decoupling capacitor layout placement in Pin Functions table	
Changed insulation voltage according to the latest standard	
Changed certification status in Safety-Related Certifications	
Changed max safety input values in Safety Limiting Values	7
Deleted short circuit clamping MAX values in Electrical Characteristics	8
Changed V <sub>AIN</sub> MIN value to 0.6V in Electrical Characteristics	8
Changed rise and fall times in Switching Characteristics to correct data sheet draft errors	10
· Changed thermal derating curves in Insulation Characteristics Curves to reflect device characteri	stics11
Changed to correct Functional Block Diagram to reflect device characteristics	24
Changed 図 7-5	28
Removed 150ns from deglitch filter block	29
<ul> <li>Added function state showing gate driver turning on and changed RDY condition when VCC is PI</li> </ul>	
Table	31
Changed 図 8-8	40
Changed 図 8-9	41
Changed 図 8-10	42
Deleted tie dot in 🗵 8-17	47
Changes from Revision A (April 2019) to Revision B (September 2019)	Page
<ul><li>マーケティング ステータスを「事前情報」から「量産データ」に変更。</li></ul>	

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

51

Product Folder Links: UCC21732-Q1

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 9-Nov-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
UCC21732QDWQ1	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	-40 to 125	UCC21732Q
UCC21732QDWRQ1	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21732Q
UCC21732QDWRQ1.A	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21732Q
UCC21732QDWRQ1.B	Active	Production	SOIC (DW)   16	2000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC21732-Q1:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

● Catalog : UCC21732


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



# NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




# NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月