







**UCC21231** 

JAJSU92A - APRIL 2024 - REVISED JUNE 2024

# UCC21231 4A ソース、6A シンク、高速、デュアル チャネル絶縁型ゲ ライバ、薄型 SON パッケージ

### 1 特長

- 汎用:デュアルローサイド、デュアルハイサイド、また はハーフ ブリッジドライバ
- 最大 4A/6A のピークソース / シンク出力
- 基本絶縁定格電圧:1.6KV<sub>RMS</sub>
- 125V/ns を超える同相過渡耐性 (CMTI)
- スイッチング パラメータ:
  - 伝搬遅延時間:33ns (代表値)
  - 最大パルス幅歪み:5ns
  - 最大 VDD 電源オン遅延:10us
- 最大 25V VDD 出力駆動電源、5V VDD UVLO 保護
- あらゆる電源に対応する UVLO 保護
- 高速なイネーブルによる電源シーケンス
- 1.2mm を超える間隔の 4 × 4mm SON パッケージ:
  - 各チャネルの下にサーマルパッド
  - 14.1°C/W R<sub>⊕,IB</sub>
- 接合部温度範囲:-40~+150℃

# 2 アプリケーション

- サーバー、テレコム、および産業用インフラストラクチャ
- AC/DC および DC/DC 電源
- 無停電電源 (UPS)

### 3 概要

UCC21231 は、デッド タイムをプログラムでき、広い温度 範囲に対応する絶縁型デュアル チャネル ゲート ドライバ ファミリです。極端な温度条件下でも安定した性能を提供 し、堅牢性に優れています。ピーク電流はソース 4A、シン ク 6A で、パワー MOSFET、GaN トランジスタを駆動する ように設計されています。

UCC21231 は、2 つのローサイドドライバ、2 つのハイサ イド ドライバ、または 1 つのハーフ ブリッジ ドライバとして 構成可能です。入力側は、1.6kVRMS の絶縁バリアによ って2つの出力ドライバと分離されており、同相過渡耐性 (CMTI) は 125V/ns 以上です。

保護機能として、抵抗によりプログラム可能なデッド タイ ム、両方の出力を同時にシャットダウンするイネーブル機 能、5ns 未満の入力過渡を除去する内蔵グリッチ除去フィ ルタ、入力 / 出力ピンでの最大 -2V、最長 200ns のスパ イクに対する負電圧耐性があります。すべての電源が UVLO 機能を備えています。


UCC21231 デバイスは、最大 25V の VDD 電源電圧に 対応できます。VCCI 入力範囲が 3V~5.5V と広いため、 このドライバはデジタル コントローラとの接続に適していま す。すべての電源電圧ピンには、低電圧誤動作防止 (UVLO) 機能が搭載されています。

これらの高度な機能により、UCC21231 は広範な電力ア プリケーションにおいて高効率、高電力密度、および堅牢 性を実現します。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	REC.VDD 電源電圧の 最小値
UCC21231ADLGR	DLG (WSON 13)	6.7V

供給されているすべてのパッケージについては、セクション 13 を 参照してください。



代表的なアプリケーション回路図



# **Table of Contents**

1 特長	1
2 アプリケーション	1
3 概要	1
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Power Ratings	<mark>5</mark>
5.6 Insulation Specifications	6
5.7 Safety Limiting Values	7
5.8 Electrical Characteristics	8
5.9 Switching Characteristics	
5.10 Insulation Characteristics Curves	
5.11 Typical Characteristics	11
6 Parameter Measurement Information	
6.1 Propagation Delay and Pulse Width Distortion	
6.2 Rising and Falling Time	15
6.3 Input and Enable Response Time	
6.4 Programmable Dead Time	
6.5 Power-up UVLO Delay to OUTPUT	
6.6 CMTI Testing	
7 Detailed Description	19
7.1 Overview	10

7.2 Functional Block Diagram	19
7.3 Feature Description	20
7.4 Device Functional Modes	23
8 Application and Implementation	25
8.1 Application Information	2 <mark>5</mark>
8.2 Typical Application	25
9 Power Supply Recommendations	36
10 Layout	37
10.1 Layout Guidelines	37
10.2 Layout Example	
11 Device and Documentation Support	39
11.1 Device Support	39
11.2 Documentation Support	39
11.3 Certifications	39
11.4ドキュメントの更新通知を受け取る方法	39
11.5 サポート・リソース	<mark>39</mark>
11.6 Trademarks	39
11.7 静電気放電に関する注意事項	39
11.8 用語集	39
12 Revision History	40
13 Mechanical, Packaging, and Orderable	
Information	40
13.1 Tape and Reel Information	40
13.2 Mechanical Data	42

# **4 Pin Configuration and Functions**




図 4-1. DLG Package 13-Pin SON Top View

表 4-1. Pin Functions

PII	N	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
INA	2	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to use an RC filter on INA, with R = 10 $\Omega$ to 100 $\Omega$ and C = 10 pF to 100 pF.	
INB	3	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to use an RC filter on INB, with R = 10 $\Omega$ to 100 $\Omega$ and C = 10 pF to 100 pF.	
VCCI	4	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.	
GND	1, 7	G	Primary-side ground reference. All signals in the primary side are referenced to this ground.	
EN	5	I	Enable both driver outputs if asserted high, disable the output if set low. It is recommended to tie pin to VCCI if not used to achieve better noise immunity. This pin is internally pulled low if left floating. It is recommended to use an RC filter on EN, with R = 0 $\Omega$ to 100 $\Omega$ and C = 100 pF to 10 pF.	
DT	6	I	<ul> <li>DT pin configurations:</li> <li>DT pin float or short to VCCI disables dead time interlock function</li> <li>Place 1.7-kΩ to 100-kΩ resistor (RDT) between DT and GND to set minimum dead time between driver outputs</li> <li>Place 0-Ω to 150-Ω resistor, or short DT pin to GND to have two outputs interlocked</li> </ul>	
VDDA	13	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.	
OUTA	12	0	Output of driver A. Connect to the gate of the A channel transistor.	
VSSA	11	G	Ground for secondary-side driver A. Ground reference for secondary side A channel.	
VDDB	10	Р	Secondary-side power for driver B. Locally decoupled to VSSB using low ESR/ESL capacitor located as close to the device as possible.	
OUTB	9	0	Output of driver B. Connect to the gate of the B channel transsitor.	
VSSB	8	G	Ground for secondary-side driver B. Ground reference for secondary side B channel.	

<sup>(1)</sup> P =Power, G= Ground, I= Input, O= Output



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VCCI to GND	Input bias supply voltage	-0.3	6	V
VDDA, VDDB to VSS	Output bias supply voltage	-0.3	30	V
OUTA to VSSA, OUTB to VSSB	Output signal DC voltage	-0.3	VDDA/B + 0.3	V
001A to V33A, 001B to V33B	Output signal transient voltage for 200-ns	-2	VDDA/B + 0.3	V
INA, INB to GND PWM to GND	Input signal DC voltage	-0.3 6 -0.3 30 -0.3 VDDA/B + 0.3	V	
DT, EN to GND		-0.3	VCCI + 0.3 <sup>(2)</sup>	V
Channel to channel isolation voltage	VSSA-VSSB  in DLG package		700	V
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Liectrostatic discriarge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CCI</sub>	Input bias pin supply voltage	3.0	5.5	V
VDDA, VDDB	UCC21231 - 5V UVLO Output bias supply voltage, VDDA-VSSA, VDDB-VDDB	6.5	25	V
T <sub>A</sub>	Ambient temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C

#### 5.4 Thermal Information

		UCC21231	
	THERMAL METRIC <sup>(1)</sup>	DLG	UNIT
		13 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	44	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	46.6	°C/W
R <sub>θJC(bottom)</sub>	Junction-to-case (bottom) thermal resistance	19.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.1	°C/W
$\Psi_{JT}$	Junction-to-top(center) characterization parameter	12.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	14	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> Maximum voltage must not exceed 6 V.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **5.5 Power Ratings**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)				950	mW
P <sub>DI</sub>	Maximum power dissipation by transmitter side	VCCI = 5V, VDDA/VDDB = 20V, INA/B = 3.3V, 460kHz 50% duty cycle square			50	mW
P <sub>DA</sub> , P <sub>DB</sub>	Maximum power dissipation by each driver side	wave, CL=2.2nF, T <sub>A</sub> =25°C			450	mW

5



### 5.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
General	I			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>1.6	mm
CPG	External Creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>1.6	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 400	V
	Material Group	According to IEC 60664-1	II	
	Overveltage estagen.	Rated mains voltage ≤ 150 V <sub>RMS</sub>	1-111	
	Overvoltage category	Rated mains voltage ≤ 300 V <sub>RMS</sub>	1-11	
DIN EN	IEC 60747-17 (VDE 0884-17) (2)	,	•	
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	453	$V_{PK}$
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	320	V <sub>RMS</sub>
		DC voltage	453	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification) V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	2263	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum inpulse voltage (3)	Tested in air, 1.2/50-µs waveform per IEC 62368-1	2667	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	V <sub>IOSM</sub> ≥ 1.3 x V <sub>IMP</sub> ; Tested in oil (qualification test); 1.2/50-µs waveform per IEC 62368-1	3500	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3; $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.3 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	pC
		Method b: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.5 \times V_{IORM}, t_{m} = 1 \text{ s (method b1) or } \\ V_{pd(m)} = V_{ini}, t_{m} = t_{ini} \text{ (method b2)}$	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin(2\pi ft)$ , f = 1 MHz	~1.2	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>109	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	7	•	1	
V <sub>ISO</sub>	Withstand isolation voltage for UCC2155x	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	1600	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-pin device.

English Data Sheet: SLUSF46



### 5.7 Safety Limiting Values

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
l.	Safety input, output, or supply	R <sub>qJA</sub> = 44°C/W, V <sub>DD</sub> - V <sub>SS</sub> = 15 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C	DRIVER A,			90	mA
I <sub>S</sub>	current	$R_{qJA} = 44$ °C/W, $V_{DD}$ - $V_{SS} = 25$ V, $T_{J}$ = 150°C, $T_{A} = 25$ °C	DRIVER B			55	IIIA
			INPUT			50	mW
_	Safety input, output, or total power	R <sub>qJA</sub> = 44°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C	DRIVER A			1375	mW
Ps	Salety Input, output, or total power	25°C	DRIVER B			1375	mW
			TOTAL			2800	mW
T <sub>S</sub>	Maximum safety temperature <sup>(1)</sup>					150	°C

The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$ and  $P_S$  parameters represent the safety current and safety power respectively. The maximum limits of  $I_S$  and  $P_S$  should not be exceeded. These limits vary with the ambient temperature,  $T_A$ . The junction-to-air thermal resistance,  $R_{qJA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for

leaded surface-mount packages. Use these equations to calculate the value for each parameter:  $T_J = T_A + R_{qJA} \times P$ , where P is the power dissipated in the device.  $T_{J(max)} = T_S = T_A + R_{qJA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.  $P_S = I_S \times V_I$ , where  $V_I$  is the maximum supply voltage.



# 5.8 Electrical Characteristics

 $V_{VCCI} = 3.3 \text{ V or } 5.0 \text{ V, } 0.1\text{-}\mu\text{F capacitance from VCCI to GND, } V_{VDDx} = 12\text{V , } 1.1\text{-}\mu\text{F capacitance from VDDA and VDDB to VSSA and VSSB, DT pin floating, EN = VCC or DIS = GND, } T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}, \quad C_L = 0 \text{ pF, unless otherwise noted}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY CURF	RENTS						
		V <sub>INx</sub> = 0 V, EN = VCC; VCC=3.3V		1.4	2		
		V <sub>INx</sub> = 0 V, EN = VCC; VCC=5V		1.4	2		
		V <sub>INx</sub> = VCC, EN = VCC; VCC=3.3V		4.2	4.8		
VCC	VCC quiescent current	V <sub>INx</sub> = VCC, EN = VCC; VCC=5V		4.2	4.8	mA	
VCC		V <sub>INx</sub> PWM at 0V to VCC at f <sub>SW</sub> = 500kHz, EN = VCC; VCC=3.3V		2.7	3.2		
		V <sub>INx</sub> PWM at 0V to VCC at f <sub>SW</sub> = 500kHz, EN = VCC; VCC=5V		2.7	3.2		
		V <sub>INx</sub> = 0 V, EN = VCC;		1.2	2		
		V <sub>INx</sub> = 0 V, EN = VCC; VDD=25V		1.4	2.3		
		V <sub>INx</sub> = VCC, EN = VCC;		1.4	2.2		
l <sub>VDDx</sub>	VDDx quiescent current	V <sub>INx</sub> = VCC, EN = VCC; VDD=25V		1.5	2.5	mA	
VDDX	V 22/	V <sub>INx</sub> PWM at 0V to VCC at f <sub>SW</sub> = 500kHz, EN = VCC;		2.7	4.4		
		V <sub>INx</sub> PWM at 0V to VCC at f <sub>SW</sub> = 500kHz, EN = VCC; VDD=25V		2.7	4.4		
CC SUPPLY	VOLTAGE UNDERVOLTAGE THRESHOL	DS			1		
V <sub>VCC_ON</sub>	VCC UVLO Rising Threshold		2.55	2.7	2.85		
V <sub>VCC OFF</sub>	VCC UVLO Falling Threshold		2.35	2.5	2.65	V	
V <sub>VCC HYS</sub>	VCC UVLO Threshold Hysteresis			0.2			
VCC+ to OUT	VCC UVLO ON Delay		18	42	80		
VCC- to OUT	VCC UVLO OFF Delay		0.5	1.2	7	μs	
VCCFIL	VCC UVLO Deglitch Filter		0.9	3.1	•		
	VOLTAGE UNDERVOLTAGE THRESHOL	DS AND DELAY					
V <sub>VDD_ON</sub>	VDDx UVLO Rising Threshold		5.7	6.0	6.3		
V <sub>VDD_OFF</sub>	VDDx UVLO Falling Threshold	5-V UVLO	5.4	5.7	6.0	V	
V <sub>VDD HYS</sub>	VDDx UVLO Threshold Hysteresis			0.30			
VDD_IIII3	VDDx UVLO ON Delay				10		
VDD- to OUT	VDDx UVLO OFF Delay		0.1	0.5	2	μs	
VDDFIL	VDDx UVLO Deglitch Filter		0.1	0.17		μ-0	
INA, INB, AND							
V <sub>INXH</sub> , V <sub>ENH</sub>	Input High Threshold Voltage			2	2.3		
V <sub>INXL</sub> , V <sub>ENL</sub>	Input Low Threshold Voltage		0.8	1			
V <sub>INX_HYS</sub> , V <sub>EN_HYS</sub>	Input Threshold Hysteresis			1		V	
R <sub>INxD</sub>	INx Pin Pull Down Resistance	INx = 3.3V	50	90	185	kΩ	
R <sub>ENU</sub>	EN Pin Pull Down Resistance	DIS = 3.3V	50	90	185	kΩ	
OUTPUT DRIV							
0+	Peak Output Source Current	C <sub>VDDx</sub> = 10 μF, C <sub>L</sub> = 0.22 μF, f = 1 kHz		-4		Α	
0-	Peak Output Sink Current	$C_{VDDx} = 10 \ \mu\text{F}, C_L = 0.22 \ \mu\text{F}, f = 1 \ \text{kHz}$		6	-	A	
о_ R <sub>он</sub>	Pull up resistance	$I_{OUTx} = -0.05A$		5			
R <sub>OL</sub>	Pull down resistance	I <sub>OUTx</sub> = 0.05A		0.55		Ω	
NOL ACTIVE PULL:		1001X - 0.00A		0.00			
	Output Active Pull Down on OUTx	I <sub>OLIT</sub> = 200mA, VDDx floating and unpowered.		1.6	2	V	
V <sub>OUTPD</sub>	· ·	301			2	V	
V <sub>OUTPD</sub>	Output Active Pull Down on OUTx  ND OVERLAP PROGRAMMING	I <sub>OUT</sub> = 200mA, C <sub>VDD</sub> =100nF and unpowered.		1.6	2	V	

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLUSF46

8

# 5.8 Electrical Characteristics (続き)

 $V_{VCCI}$  = 3.3 V or 5.0 V, 0.1- $\mu$ F capacitance from VCCI to GND,  $V_{VDDx}$  = 12V , 1.1- $\mu$ F capacitance from VDDA and VDDB to VSSA and VSSB, DT pin floating, EN = VCC or DIS = GND,  $T_J$  = -40°C to +150°C,  $C_L$  = 0 pF, unless otherwise noted (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DT <sub>S</sub>	Disable DT Function	DT pin open or pull DT pin to VCC	Output overlapping determined by INA, INB			-	
	Deadtime Programming for R <sub>DT</sub> ≤0.15kΩ	R <sub>DT</sub> =0~0.15kΩ	-6	0.2	6	ns	
	Deadume Programming for $1.7k\Omega \le R_{DT} \le 100k\Omega$	R <sub>DT</sub> = 10 kΩ	86	99	112		
		R <sub>DT</sub> = 20 kΩ	167	185	203	ns	
		R <sub>DT</sub> = 50 kΩ	399	443	487		


<sup>(1)</sup> Current direction in the testing conditions are defined to be positive into the pin and negative out of the specified terminal (unless otherwise noted)

### 5.9 Switching Characteristics

 $V_{VCCI}$  = 3.3 V or 5.0 V, 0.1- $\mu$ F capacitance from VCCI to GND,  $V_{VDDx}$  = 12V , 1.1- $\mu$ F capacitance from VDDA and VDDB to VSSA and VSSB, DT pin floating, EN = VCC or DIS = GND,  $T_J$  = -40°C to +150°C,  $C_L$  = 0 pF, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	Output Rise Time	C <sub>L</sub> =1.8nF, VDDx=12V, 20% to 80%		8		20
t <sub>RISE</sub>		C <sub>L</sub> =1.8nF, VDDx=25V, 20% to 80%		8		ns
t <sub>FALL</sub>	Output Fall Time	C <sub>L</sub> =1.8nF, VDDx=12V, 10% to 90%		8		no
		C <sub>L</sub> =1.8nF, VDDx=25V, 10% to 90%	8			ns
t <sub>PDLH</sub>	Propagation Delay – Low to High	Input Pulse Width = 100ns, 500kHz, measure with Input VIH to output 10%	26	33	45	ns
t <sub>PDHL</sub>	Propagation Delay – High to Low	Input Pulse Width = 100ns, 500kHz, measure with Input VIL to output 90%	26	33	45	ns
t <sub>PD_EN_HL</sub>	EN Response Delay – High to Low	t <sub>EN/DIS_FIL</sub> = 20 ns (typ),	27	48	80	ns
t <sub>PD_EN_LH</sub>	EN Response Delay – Low to High	VDD=VDD_ON+0.2V and above, Input Pulse Width = 100ns, 500kHz	27	48	80	ns
t <sub>PWmin</sub>	Minimum Input Pulse Width That Passes to Output	VDD=VDD_ON+0.2V and above	4	12	30	ns
t <sub>DM</sub>	Propagation Delay Matching for Dual	Input Pulse Width = 100ns, 500kHz, T <sub>J</sub> = -40°C to -10°C;  tpdlha - tpdlhb ,  tpdhla - tpdhlb	0		6.5	ns
	Channel Driver	Input Pulse Width = 100ns, 500kHz, T <sub>J</sub> = -10°C to +150°C;  t <sub>PDLHA</sub> - t <sub>PDLHB</sub>  ,  t <sub>PDHLA</sub> - t <sub>PDHLB</sub>	0		5	ns
t <sub>PWD</sub>	Pulse Width Distortion	Input Pulse Width = 100ns, 500kHz  tpdlha - tpdhla ,  tpdlhb- tpdhlb	0		5	ns
CM <sub>H</sub>	High-level Common Mode Transient Immunity	-V <sub>CM</sub> = 1500V	125			V/ns
CM <sub>L</sub>	Low-level Common Mode Transient Immunity	VCM - 1500 V	125			V/ns

### 5.10 Insulation Characteristics Curves



☑ 5-1. Thermal Derating Curve for Safety Limiting Current (current in each channel with both channels running simultaneously)





図 5-2. Thermal Derating Curve for Safety Limiting Power

### 5.11 Typical Characteristics


VDDA = VDDB= 15 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **5.11 Typical Characteristics (continued)**


VDDA = VDDB= 15 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **5.11 Typical Characteristics (continued)**


VDDA = VDDB= 15 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **5.11 Typical Characteristics (continued)**

VDDA = VDDB= 15 V, VCCI = 3.3 V,  $T_A$  = 25°C, No load unless otherwise noted.



### **6 Parameter Measurement Information**

### 6.1 Propagation Delay and Pulse Width Distortion

 $\boxtimes$  6-1 shows how one calculates pulse width distortion ( $t_{PWD}$ ) and delay matching ( $t_{DM}$ ) from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase and disabling the dead time function by shorting the DT Pin to VCC.




図 6-1. Overlapping Inputs, Dead Time Disabled

### 6.2 Rising and Falling Time

図 6-2 shows the criteria for measuring rising ( $t_{RISE}$ ) and falling ( $t_{FALL}$ ) times. For more information on how short rising and falling times are achieved see セクション 7.3.4.




図 6-2. Rising and Falling Time Criteria

### 6.3 Input and Enable Response Time

図 6-3 shows the response time of the enable function. It is recommended to bypass using a ≈1nF low ESR/ESL capacitor close to EN pin when connecting EN pin to a micro controller with distance. For more information, see セクション 7.4.1.




図 6-3. Enable Pin Timing

Product Folder Links: UCC21231

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

15

### 6.4 Programmable Dead Time

Leaving the DT pin open or tying it to GND through an appropriate resistor (R<sub>DT</sub>) sets a dead-time interval. For more details on dead time, refer to セクション 7.4.2.




図 6-4. Dead-Time Switching Parameters

### 6.5 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as  $t_{VCCI+\ to\ OUT}$  for VCCI UVLO (typically 40us) and  $t_{VDD+\ to\ OUT}$  for VDD UVLO (typically 5us). It is recommended to consider proper margin before launching PWM signal after the driver's VCCI and VDD bias supply is ready.  $\boxtimes$  6-5 and  $\boxtimes$  6-6 show the power-up UVLO delay timing diagram for VCCI and VDD.

If INA or INB are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until  $t_{VCCI+\ to\ OUT}$  or  $t_{VDDx+\ to\ OUT}$  after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <2 $\mu$ s delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.




図 6-5. VCCI Power-up UVLO Delay






図 6-6. VDDA/B Power-up UVLO Delay

17



# **6.6 CMTI Testing**

☑ 6-7 is a simplified diagram of the CMTI testing configuration.




図 6-7. Simplified CMTI Testing Setup




### 7 Detailed Description

#### 7.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21231 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. The device has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a EN pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC21231 also hold its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

### 7.2 Functional Block Diagram






### 7.3 Feature Description

### 7.3.1 VDD, VCCI, and Undervoltage Lock Out (UVLO)

The UCC21231 has an internal undervoltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than  $V_{VDD\_ON}$  at device start-up or lower than  $V_{VDD\_OFF}$  after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in  $\boxtimes$  7-1). In this condition, the upper PMOS is resistively held off by  $R_{Hi-Z}$  while the lower NMOS gate is tied to the driver output through  $R_{CLAMP}$ . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.5 V, when no bias power is available.



☑ 7-1. Simplified Representation of Active Pulldown Feature

The VDD UVLO protection has a hysteresis feature (V<sub>VDD\_HYS</sub>). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21231 also has an internal undervoltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed  $V_{VCCI\_ON}$  on start up. And a signal will cease to be delivered when that pin receives a voltage less than  $V_{VCCI\_OFF}$ . And, just like the UVLO for VDD, there is hysteresis ( $V_{VCCI\_HYS}$ ) to ensure stable operation.

Copyright © 2024 Texas Instruments Incorporated

All versions of the UCC21231 can withstand an absolute maximum of 30 V for VDD, and 5.5 V for VCCI.

表 7-1.	UCC21231	<b>VCCI UVLO</b>	Feature Logic
--------	----------	------------------	---------------

CONDITION	INPUTS		OUTPUTS	
CONDITION	INA	INB	OUTA	OUTB
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	L	L	L

### 表 7-2. UCC21231 VDD UVLO Feature Logic

CONDITION	INPUTS		OUTPUTS	
CONDITION	INA	INB	OUTA	OUTB
VDD-VSS < V <sub>VDD_ON</sub> during device start up	Н	L	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	Н	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	L	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	L	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	Н	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	L	L	L

### 7.3.2 Input and Output Logic Table

### 表 7-3. INPUT/OUTPUT Logic Table (1)

Assume VCCI, VDDA, VDDB are powered up. See セクション 7.3.1 for more information on UVLO operation modes.

INPUTS		EN	OUTPUTS		NOTE		
INA	INB	EIN	OUTA	OUTB	NOTE		
L	L	Н	L	L			
L	Н	Н	L	Н	If Dead Time function is used, output transitions occur after the		
Н	L	Н	Н	L	dead time expires. See セクション 7.4.2		
Н	Н	Н	L	L			
Н	Н	Н	Н	Н	DT pin left open or tied to VCCI		
Left Open	Left Open	Н	L	L	-		
Х	Х	Low or Left Open	L	L	-		

<sup>(1) &</sup>quot;X" means L, H or left open.

#### 7.3.3 Input Stage

The input pins (INA, INB, and EN) of the UCC21231 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V micro-controllers), since the UCC21231 has typical high threshold ( $V_{INAH}$ ) of 2.0 V and a typical low threshold of 1 V A wide hysterisis ( $V_{INA\_HYS}$ ) of 1 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



resistors are typically 90 k $\Omega$  (see  $\pm \hbar \nu$ ). However, it is still recommended to ground an input if it is not being used.

Since the input side of the UCC21231 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.

#### 7.3.4 Output Stage

The UCC21231 output stages feature a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high.

The  $R_{OH}$  parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21231 pull-up stage during this brief turn-on phase is much lower than what is represented by the  $R_{OH}$  parameter. Therefore, the value of  $R_{OH}$  belies the fast nature of the UCC21231 turn-on time.

The pull-down structure in the UCC21231 is simply composed of an N-channel MOSFET. The  $R_{OL}$  parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21231 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




図 7-2. Output Stage

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

#### 7.3.5 Diode Structure in the UCC21231

☑ 7-3 illustrates the multiple diodes involved in the ESD protection components of the UCC21231. This provides a pictorial representation of the absolute maximum rating for the device.




図 7-3. ESD Structure

#### 7.4 Device Functional Modes

### 7.4.1 Enable Pin

Setting the EN pin low (or left open) shuts down both outputs simultaneously. Pull the EN pin high allows the UCC21231 to operate normally. The EN response time is in the range of 48 ns and quite responsive, which is as fast as propagation delay. The EN pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to VCCI if the EN pin is not used to achieve better noise immunity, and it is recommended to bypass using a ≈1-nF low ESR/ESL capacitor close to EN pin when connecting EN pin to a micro controller with distance.

#### 7.4.2 Programmable Dead-Time (DT) Pin

The UCC21231 allows the user to adjust dead time (DT) in the following ways:

### 7.4.2.1 Tying the DT Pin to VCC

Outputs completely match inputs, so no dead time is asserted. This allows outputs to overlap.

#### 7.4.2.2 DT Pin Connected to a Programming Resistor between DT and GND Pins

One can program  $t_{DT}$  by placing a resistor,  $R_{DT}$ , between the DT pin and GND. The appropriate  $R_{DT}$  value can be determined from TBD, where  $R_{DT}$  is in  $k\Omega$  and  $t_{DT}$  is in ns:

$$t_{DT} \approx 8.6 \times R_{DT} + 13 \tag{1}$$

DT pin current will be less than 10uA when  $R_{DT}$ =100k $\Omega$ . It is not recommended to leave the DT pin floating.

An input signal's falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent

shoot-through, and it doesn't affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in セクション 7.3.2:




図 7-4. Input and Output Logic Relationship With Input Signals

**Condition A:** INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

**Condition B:** INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

**Condition C:** INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal's *own* dead time is longer than the programmed dead time. Thus, when INA goes high, it immediately sets OUTA high.

**Condition D:** INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. INB's *own* dead time is longer than the programmed dead time. Thus, when INB goes high, it immediately sets OUTB high.

**Condition E:** INA goes high, while INB and OUTB are still high. To avoid overshoot, INA immediately pulls OUTB low and keeps OUTA low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.

**Condition F:** INB goes high, while INA and OUTA are still high. To avoid overshoot, INB immediately pulls OUTA low and keeps OUTB low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The UCC21231 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC21231 (with up to 5.5-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and enable) and optimized switching performance; the UCC21231 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

### 8.2 Typical Application

The circuit in 🗵 8-1 shows a reference design with the UCC21231 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




図 8-1. Typical Application Schematic

25

#### 8.2.1 Design Requirements

UCC21231 is ideal to drive 100-V to 200-V MOSFETs in 48-V system design. 表 8-1 lists reference design parameters for the example application: UCC21231 driving 100-V MOSFETs in a high side-low side configuration.

表 8-1. UCC21231 Design Requirements

PARAMETER	VALUE	UNITS
Power transistor	CSD19535KTT	-
VCC	3.3	V
VDD	10	V
Input signal amplitude	3.3	V
Switching frequency (f <sub>s</sub> )	200	kHz
DC link voltage	48	V

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Designing INA/INB Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{\text{IN}}$ - $C_{\text{IN}}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an  $R_{IN}$  in the range of 0  $\Omega$  to100  $\Omega$  and a  $C_{IN}$  between 10 pF and 100 pF. In the example, an  $R_{IN}$  = 51  $\Omega$  and a  $C_{IN}$  = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 8.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 48  $V_{DC}$ . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 100-V diode, STPS2H100, is chosen in this example.

When designing a bootstrap supply, it is recommended to use a bootstrap resistor,  $R_{BOOT}$ . A bootstrap resistor, is also used to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle.

Failure to limit the voltage to VDDx-VSSx to less than the Absolute Maximum Ratings of the FET and UCC21231 may result in permanent damage to the device in certain cases.

The recommended value for  $R_{BOOT}$  is between 1  $\Omega$  and 20  $\Omega$  depending on the diode used. In the example, a current limiting resistor of 5  $\Omega$  is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through  $D_{Boot}$  is,

$$I_{DBoot(pk)} = V_{DD} - \frac{V_{BDF}}{R_{Boot}} = \frac{10 - 0.8}{5} = 1.85$$
 (2)

where

V<sub>BDF</sub> is the estimated bootstrap diode forward voltage drop at 1.85 A.

#### 8.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in セクション 7.3.4, the UCC21231 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = \min \left[ 4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} \left| \left| R_{OH} + R_{G} + R_{GFET_{INT}} \right| \right.} \right]$$
 (3)

$$I_{OA+} = \min \left[ 4A, \frac{V_{DD}}{R_{NMOS} \left| \left| R_{OH} + R_{G} + R_{GFET_{INT}} \right| \right.} \right]$$
 (4)

#### where

- R<sub>ON</sub>: External turn-on resistance.
- R<sub>GFET\_INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

In this example:

$$I_{OA+} = \min \left[ 4A, \frac{10 - 0.4}{1.47\Omega | 15\Omega + 2\Omega + 1.4\Omega} \right] = 2.1A$$
 (5)

$$I_{OB+} = \min \left[ 4A, \frac{10}{1.47\Omega | |5\Omega + 2\Omega + 1.4\Omega} \right] = 2.2A$$
 (6)

Therefore, the high-side and low-side peak source current is 2.07 A and 2.16 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA} = \min \left[ 6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_G + R_{GFET}} \right]$$
 (7)

$$I_{OA-} = \min \left[ 6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_G + R_{GFET_{INT}}} \right]$$
 (8)

#### where

- R<sub>OFF</sub>: External turn-off resistance;
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an MSS1P4.
- I<sub>O</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

Product Folder Links: UCC21231

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



In this example,

$$I_{OA} = \min\left[6A, \frac{10 - 0.4 - 0.7}{0.55\Omega + 2\Omega + 1.4\Omega}\right] = 2.2A$$
 (9)

$$I_{OA} = \min \left[ 6A, \frac{10 - 0.7}{0.55\Omega + 2\Omega + 1.4\Omega} \right] = 2.3A$$
 (10)

Therefore, the high-side and low-side peak sink current is 2.2 A and 2.3 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

Failure to control OUTx voltage to less than the Absolute Maximum Ratings in the datasheet (including transients) may result in permanent damage to the device in certain cases. To reduce excessive gate ringing, it is recommended to use a ferrite bead near the gate of the FET. External clamping diodes can also be added in the case of extended overshoot/undershoot, in order to clamp the OUTx voltage to the VDDx and VSSx voltages.

#### 8.2.2.4 Gate to Source Resistor Selection

A gate to source resistor,  $R_{GS}$ , is recommended to pull down the gate to the source voltage when the gate driver output is unpowered and in an indeterminate state. This resistor also helps to mitigate the risk of dv/dt induced turn-on due to Miller current before the gate driver is able to turn on and actively pull low. This resistor is typically sized between  $5.1k\Omega$  and  $20k\Omega$ , depending on the Vth and ratio of  $C_{GD}$  to  $C_{GS}$  of the power device.

#### 8.2.2.5 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC21231( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

 $P_{GD}$  is the key power loss which determines the thermal safety-related limits of the UCC21231, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature.  $\boxtimes$  5-3 shows the per output channel current consumption vs operating frequency with no load. In this example,  $V_{VCCI} = 5$  V and  $V_{VDD} = 10$  V. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 200 kHz is measured to be  $I_{VCCI} = 2.5$  mA, and  $I_{VDDA} = I_{VDDB} = 1.5$  mA. Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{GDO} = (V_{CCI} \times I_{VCCI}) + (V_{DDA} \times I_{VDDA}) + (V_{DDB} \times I_{VDDB}) = 32mW$$
(11)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{GSW} = 2 \times V_{DD} \times Q_G \times f_{SW}$$
 (12)

where

Q<sub>G</sub> is the gate charge of the power transistor.

English Data Sheet: SLUSF46

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 10V \times 75nC \times 200kHz = 300mW$$

$$(13)$$

 $Q_G$  represents the total gate charge of the power transistor switching 50 V at 100 A, and is subject to change with different testing conditions. The UCC21231 gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21231. If there are external turn-on and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left[ \frac{R_{NMOS} | R_{OH}}{R_{NMOS} | R_{OH} + R_{G} + R_{GFET_{int}}} + \frac{R_{OL}}{R_{OL} + R_{G} + R_{GFET_{int}}} \right]$$

$$(14)$$

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21231 gate driver loss can be estimated with:

# Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = 2 \times f_{sw} \times \left[ 4A \times \int_0^{T_{R_{Sys}}} \left( V_{DD} - V_{OUTA/B}(t) \right) dt + 6A \times \int_0^{T_{R_{Sys}}} V_{OUTA/B}(t) dt \right]$$
 (16)

where

 V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R Sys</sub> and T<sub>F Sys</sub> can be easily predicted.

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21231,  $P_{GD}$ , is:

$$P_{GD} = P_{GDO} + P_{GDO} = 32mW + 57mW = 89mW$$
 (17)

which is equal to 89 mW in the design example.

#### 8.2.2.6 Estimating Junction Temperature

The junction temperature (T<sub>J</sub>) of the UCC21231 can be estimated with:

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD}$$
 (18)

where

- $T_C$  is the UCC21231 case-top temperature measured with a thermocouple or some other instrument, and
- Ψ<sub>JT</sub> is the Junction-to-top characterization parameter from the セクション 5.4 table.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29

Using the junction-to-top characterization parameter  $(\Psi_{JT})$  instead of the junction-to-case thermal resistance  $(R_{\Theta JC})$  can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted).  $R_{\Theta JC}$  can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of  $R_{\Theta JC}$  will inaccurately estimate the true junction temperature.  $\Psi_{JT}$  is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius. For more information, see the Semiconductor and IC Package Thermal Metrics Application Report.

#### 8.2.2.7 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of  $15~V_{DC}$  is applied.

### 8.2.2.7.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1 µF, should be placed in parallel with the MLCC.

### 8.2.2.7.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_G + \frac{I_{VDD}@200kHz (no load)}{f_{SW}} = 75nC + \frac{1.5mA}{200kHz} = 82.5nC$$
 (19)

where

- · Q<sub>Total</sub>: Total charge needed
- Q<sub>G</sub>: Gate charge of the power transistor.
- I<sub>VDD</sub>: The channel self-current consumption with no load at 200kHz.
- f<sub>SW</sub>: The switching frequency of the gate driver

Therefore, the absolute minimum C<sub>Boot</sub> requirement is:

$$C_{\text{Boot}} = \frac{Q_{\text{Total}}}{\Delta V_{\text{DDA}}} = \frac{82.5 \text{ nC}}{0.5 \text{ V}} = 165 \text{nF}$$
 (20)

where

ΔV<sub>VDDA</sub> is the voltage ripple at VDDA, which is 0.5 V in this example.

In practice, the value of  $C_{Boot}$  is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the  $C_{Boot}$  value and place it as close to the VDD and VSS pins as possible. A 50-V 1- $\mu$ F capacitor is chosen in this example.

Care should be taken when selecting the bootstrap capacitor to ensure that the VDD to VSS voltage does not drop below the recommended minimum operating level listed in section 6.3. The value of the bootstrap capacitor

should be sized such that it can supply the initial charge to switch the power device, and then continuously supply the gate driver quiescent current for the duration of the high-side on-time.

If the high-side supply voltage drops below the UVLO falling threshold, the high-side gate driver output will turn off and switch the power device off. Uncontrolled hard-switching of power devices can cause high di/dt and high dv/dt transients on the output of the driver and may result in permanent damage to the device.

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor placed very close to VDDx - VSSx pins with a low ESL/ESR. In this example a 100 nF, X7R ceramic capacitor, is placed in parallel with C<sub>Boot</sub> to optimize the transient performance.

洕

Too large  $C_{BOOT}$  is not good.  $C_{BOOT}$  may not be charged within the first few cycles and  $V_{BOOT}$  could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial  $C_{BOOT}$  charging cycles, the bootstrap diode has highest reverse recovery current and losses.

#### 8.2.2.7.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (shown as  $C_{VDD}$  in  $\boxtimes$  8-1) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- $\mu$ F MLCC and a 50-V, 220-nF MLCC are chosen for  $C_{VDD}$ . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10  $\mu$ F, should be used in parallel with CVDD.

#### 8.2.2.8 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC21231 dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see 🗵 6-4). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC21231:

$$DT_{Setting} = DT_{Req} + T_{F\_Sys} + T_{R\_Sys} - T_{D(on)}$$
(21)

#### where

- DT<sub>setting</sub>: UCC21231 dead time setting in ns, DT<sub>Setting</sub> =  $8.6 \times RDT(in k\Omega) + 13$ .
- DT<sub>Req</sub>: System required dead time between the real V<sub>GS</sub> signal of the top and bottom switch with enough margin, or ZVS requirement.
- T<sub>F Svs</sub>: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T<sub>R</sub> Svs. In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T<sub>D(on)</sub>: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold.

It should be noted that the UCC21231 dead time setting is decided by the DT pin configuration (see セクション 7.4.2), and it cannot automatically fine-tune the dead time based on system conditions.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31

#### 8.2.2.9 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads, there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

The circuit implementation in 🗵 8-2 is suitable to drive GaN HEMT devices with regulated turn-on voltage for higher gate robustness. The negative voltage also protects the GaN from false turn-on during the miller charge due to low gate threshold voltage.




図 8-2. Negative Bias with Zener Diode on Iso-Bias Power Supply Output

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

 $\boxtimes$  8-3 shows another example which uses two supplies (or single-input-double-output power supply). Power supply  $V_{A+}$  determines the positive drive output voltage and  $V_{A-}$  determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




図 8-3. Negative Bias with Two Iso-Bias Power Supplies

33

The last example, shown in 🗵 8-4, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




図 8-4. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



### 8.2.3 Application Curves

 $\boxtimes$  8-5 shows the bench test waveforms for the design example shown in  $\boxtimes$  8-1 under these conditions: VCC = 5 V, VDD = 20 V,  $f_{SW}$  = 100 kHz,  $V_{DC-Link}$  = 0 V.

Channel 1 (Yellow): UCC21231 INA pin signal.

Channel 2 (Blue): UCC21231 INB pin signal.

**Channel 3 (Pink):** Gate-source signal on the high side power transistor. **Channel 4 (Green):** Gate-source signal on the low side power transistor.



図 8-5. Bench Test Waveform for INA/B and OUTA/B

35

# 9 Power Supply Recommendations

The recommended input supply voltage (VCCI) for the UCC21231 is between 3.0 V and 5.5 V. The output bias supply voltage (VDDA/VDDB) range depends on which version of UCC21231 one is using. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds. The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by the UCC21231 have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of ≈10-µF for device biasing, and an additional ≤100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of the UCC21231, this bypass capacitor has a minimum recommended value of 100 nF.

Copyright © 2024 Texas Instruments Incorporated

## 10 Layout

### 10.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC21231. Below are some key points.

#### **Component Placement:**

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead-time setting resistor, R<sub>DT</sub>, and its bypassing capacitor close to DT pin of the UCC21231.
- It is recommended to bypass using a ≈1nF low ESR/ESL capacitor, C<sub>EN</sub>, close to EN pin when connecting to a μC with distance.

#### **Grounding Considerations:**

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is
  recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This
  recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and
  area on the circuit board is important for ensuring reliable operation.

#### **High-Voltage Considerations:**

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC21231's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could
  operate with a DC-link voltage up to 1500 V<sub>DC</sub>, one should try to increase the creepage distance of the PCB
  layout between the high and low-side PCB traces.

#### **Thermal Considerations:**

- A large amount of power may be dissipated by the UCC21231 if the driving voltage is high, the load is heavy, or the switching frequency is high (refer to セクション 8.2.2.5 for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ<sub>JB</sub>).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority on maximizing the connection to VSSA and VSSB (see ☑ 10-1 and ☑ 10-2). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.

Product Folder Links: UCC21231

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37



### 10.2 Layout Example

A 2-layer pcb layout example is shown below. Components such as bypass capacitors are placed closely to the device pins.

注

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.




図 10-1. Top Layer Traces and Copper




図 10-2. Bottom Layer Traces and Copper

## 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- Semiconductor and IC Package Thermal Metrics Application Report
- **Isolation Glossary**

#### 11.3 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20160516-E181974,

VDE Pruf- und Zertifizierungsinstitut Certification, Certificate of Conformity with Factory Surveillance

Certifications Directory, "GB4943.1-2011, Digital Isolator Certificate" Certificate Number: CQC16001155011

CSA Online Certifications Directory, "CSA Certificate of Compliance" Certificate Number:70097761, Master Contract Number: 220991

### 11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.5 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

#### 11.6 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.8 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: UCC21231

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39



# 12 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


#### Changes from Revision \* (April 2024) to Revision A (June 2024)

Page


## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 13.1 Tape and Reel Information




#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC21231ADLGR	WSON	DLG	13	3000	330.0	12.4	4.3	4.3	1.5	8	12	Q2

English Data Sheet: SLUSF46





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC21231ADLGR	WSON	DLG	13	3000	350	350	43

41

Product Folder Links: UCC21231


### 13.2 Mechanical Data

## **PACKAGE OUTLINE**

# **DLG0013A**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



Copyright © 2024 Texas Instruments Incorporated




### **EXAMPLE BOARD LAYOUT**

# **DLG0013A**

#### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






### **EXAMPLE STENCIL DESIGN**

# **DLG0013A**

#### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
PUCC21231ADLGR	Active	Preproduction	WSON (DLG)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC21231ADLGR.A	Active	Preproduction	WSON (DLG)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC21231ADLGR.B	Active	Preproduction	WSON (DLG)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
UCC21231ADLGR	Active	Production	WSON (DLG)   13	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U21231A
									DLG
UCC21231ADLGR.A	Active	Production	WSON (DLG)   13	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U21231A
			, ,,	·					DLG
UCC21231ADLGR.B	Active	Production	WSON (DLG)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-Jul-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated