













# UCC20225-Q1, UCC20225A-Q1

JAJSGJ8C - NOVEMBER 2018 - REVISED SEPTEMBER 2019

# UCC20225-Q1、UCC20225A-Q1 LGA、シングル入力、 絶縁型デュアルチャネル・ゲート・ドライバ、車載 48V システム用

# 1 特長

- 次の結果で AEC Q100 認定済み
  - デバイス温度グレード 1
  - デバイス HBM ESD 分類レベル H2
  - デバイス CDM ESD 分類レベル C6
- シングル PWM 入力、デュアル出力
- デッド・タイムをレジスタでプログラム可能
- ピーク・ソース 4A、ピーク・シンク 6A の出力
- 100V/ns を超える CMTI
- スイッチング・パラメータ
  - 19ns (標準値) の伝搬遅延
  - 最大遅延マッチング: 5ns
  - 最大パルス幅歪み: 6ns
- 3V~18V の入力 VCCI 範囲
- 最大 25V の VDD、5V および 8V の UVLO オプション
- 5ns より短い入力過渡を除去
- TTL および CMOS 互換の入力
- 5mmx5mm の省スペース LGA-13 パッケージ
- 安全関連の認定
  - VDE V 0884-11:2017 に準拠した 3535Vpk 絶縁
  - UL 1577 に準拠した絶縁耐圧:2500V<sub>RMS</sub> (1分間)
  - GB4943.1-2011準拠のCQC認定

# 2 アプリケーション

- 車載用外部オーディオ・アンプ
- 車載用 48V システム

# 3 概要

UCC20225-Q1 ファミリは シングル入力、デュアル出力で、ピーク電流がソース 4A、シンク 6A の絶縁型ゲート・ドライバであり、5mm x 5mm の LGA-13 パッケージに搭載されています。 パワー・トランジスタを最大5MHzで駆動するよう設計され、クラス最高の伝搬遅延とパルス幅歪みを実現しています。

入力側は、2.5kV<sub>RMS</sub>の絶縁バリアによって2つの出力ドライバと分離され、同相過渡耐性(CMTI)は最小で100V/nsです。2つの出力側ドライバ間が内部で機能的に絶縁されているため、最大700V<sub>DC</sub>の動作電圧が可能です。


UCC20225-Q1 ファミリは、DT ピンの抵抗によりデッドタイムをプログラムできます。DIS ピンが HIGH に設定されると、両方の出力が同時にシャットダウンし、接地したときには通常動作します。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	UVLO
UCC20225A-Q1	LGA (13) 5 x 5mm	5V
UCC20225-Q1	LGA (13) 5 × 5mm	8V

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

# 機能ブロック図





# 目次

1 2 3 4	特長アプリケーション	1 1 <b>9</b> 2	8.5 Power-up UVLO Delay to OUTPUT  8.6 CMTI Testing  Detailed Description  9.1 Overview  9.2 Functional Block Diagram	18 19 19
5 6 7	概要(続き) Pin Configuration and Functions Specifications 7.1 Absolute Maximum Ratings 7.2 ESD Ratings 7.3 Recommended Operating Conditions 7.4 Thermal Information 7.5 Power Ratings 7.6 Insulation Specifications 7.7 Safety-Related Certifications 7.8 Safety Limiting Values 7.9 Electrical Characteristics 7.10 Switching Characteristics 7.11 Thermal Derating Curves 7.12 Typical Characteristics 7.12 Typical Characteristics	4 5 10 5 5 6 11 6 7 8 8 13 9 0 1	9.3 Feature Description 9.4 Device Functional Modes Application and Implementation 10.1 Application Information 10.2 Typical Application  Power Supply Recommendations Layout 12.1 Layout Guidelines 12.2 Layout Example デバイスおよびドキュメントのサポート 13.1 関連リンク 13.2 ドキュメントのサポート 13.3 認定 13.4 ドキュメントの更新通知を受け取る方法	20 25 25 25 36 37 37 38 40 40 40 40
8	Parameter Measurement Information	6 6 6	13.5       コミュニティ・リソース         13.6       商標         13.7       静電気放電に関する注意事項         13.8       Glossary         メカニカル、パッケージ、および注文情報	40 40 40

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Revision B (June 2019) から Revision C に変更 Page • UCC20225A-Q1 のマーケティング・ステータスを事前情報から初回リリースに変更 1 Revision A (April 2019) から Revision B に変更 Page • データシートに UCC20225A-Q1 を 追加 1 2018年11月発行のものから更新 Page • マーケティング・ステータスを事前情報から初回リリースに変更 1






# 5 概要(続き)

このデバイスは、最大 25V の VDD 電源電圧に対応できます。 VCCI 入力範囲が 3V~18V と広いため、このドライバはアナログとデジタル両方のコントローラとの接続に適しています。 すべての電源電圧ピンには、低電圧誤動作防止 (UVLO) 保護機能が搭載されています。

これらの高度な機能により、UCC20225-Q1 ファミリは各種の車載用アプリケーションにおいて高い電力密度、高い効率、 堅牢性を実現します。



# 6 Pin Configuration and Functions



# **Pin Functions**

Р	IN	I/O <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1/0("/	DESCRIPTION	
DISABLE	5	I	Disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to a micro controller with distance.	
			Programmable dead time function.	
DT	6	I	Tying DT to VCCI disables the DT function with dead time $\approx$ 0ns. Placing a resistor (R <sub>DT</sub> ) between DT and GND adjusts dead time according to: DT (in ns) = 10 x R <sub>DT</sub> (in k $\Omega$ ). It is recommended to parallel a ceramic capacitor, 2.2nF or above, close to DT pin to achieve better noise immunity when using R <sub>DT</sub> .	
GND	1	G	Primary-side ground reference. All signals in the primary side are referenced to this ground.	
NC	3	_	No internal connection.	
OUTA	12	0	Output of driver A. Connect to the gate of the A channel FET or IGBT. Output A is in with PWM input with a propagation delay	
OUTB	9	0	Output of driver B. Connect to the gate of the B channel FET or IGBT. Output B is always complementary to output A with a programmed dead time.	
PWM	2	I	PWM input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open.	
VCCI	4	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.	
VCCI	7	Р	This pin is internally shorted to pin 4. Preference should be given to bypassing pin-4 to pin-1 instead of pin-7 to pin-1.	
VDDA	13	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.	
VDDB	10	Р	Secondary-side power for driver B. Locally decoupled to VSSB using a low ESR/ESL capacitor located as close to the device as possible.	
VSSA	11	G	Ground for secondary-side driver A. Ground reference for secondary side A channel.	
VSSB	8	G	Ground for secondary-side driver B. Ground reference for secondary side B channel.	

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
Output signal voltage	VCCI to GND         -0.3         20           VDDA-VSSA, VDDB-VSSB         -0.3         30           OUTA to VSSA, OUTB to VSSB         -0.3         VVDDA+0.3, VVDDB+0.3           OUTA to VSSA, OUTB to VSSB, Transient for 200 ns         -2         VVDDA+0.3, VVDDB+0.3           PWM, DIS, DT to GND         -0.3         VVCCI+0.3           PWM Transient for 50ns         -5         VVCCI+0.3           VSSA-VSSB, VSSB-VSSA         700           -40         150	V		
Output signal voltage	· · · · · · · · · · · · · · · · · · ·	-2		V
lanut sissal valtana	PWM, DIS, DT to GND	-0.3	V <sub>VCCI</sub> +0.3	V
Input signal voltage	PWM Transient for 50ns	-5	V <sub>VCCI</sub> +0.3	V
Channel to channel voltage	VSSA-VSSB, VSSB-VSSA		700	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>	,	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Flootrootatio diacharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	\ <u>'</u>
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCCI	VCCI Input supply voltage	VCCI Input supply voltage		18	V
VDDA, Driver output higs supply	UCC20225A-Q1	6.5	25	.,	
VDDB		UCC20225-Q1	9.2	25	V
T <sub>A</sub>	Ambient Temperature	Ambient Temperature		125	°C
TJ	Junction Temperature		-40	130	°C

<sup>(2)</sup> To maintain the recommended operating conditions for  $T_J$ , see the Thermal Information.



#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	UCC20225A-Q1, UCC20225-Q1 LGA (13) <sup>(2)</sup>	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.0	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	78.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.2	
ΨЈВ	Junction-to-board characterization parameter	76.8	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 7.5 Power Ratings

			VALUE	UNIT
$P_{D}$	Power dissipation by UCC20225A-Q1, UCC20225-Q1		0.95	
P <sub>DI</sub>	Power dissipation by primary side of UCC20225A-Q1, UCC20225-Q1	VCCI = 18 V, VDDA/B = 12 V, PWM = 3.3 V, 2.7 MHz 50% duty cycle square wave 1-nF load	0.05	W
$P_{DA}, P_{DB}$	Power dissipation by each driver side of UCC20225A-Q1, UCC20225-Q1	loud	0.45	

<sup>(2)</sup> Standard JESD51-9 Area Array SMT Test Board (2s2p) in still air, with 12-mil dia. 1-oz copper vias connecting VSSA and VSSB to the plane immediately below (three vias for VSSA, three vias for VSSB).



# 7.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance (1)(2)	Shortest pin-to-pin distance through air	3.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	3.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group		I	
	Overvoltage category per	Rated mains voltage ≤ 150 V <sub>RMS</sub>	1-111	
	IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-II	
DIN V VDE	V 0884-11 (VDE V 0884-11): 201	7-01 <sup>(3)</sup>		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	792	V <sub>PK</sub>
$V_{IOWM}$	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test; (See 図 1)	560	$V_{RMS}$
	voltage	DC Voltage	792	$V_{DC}$
$V_{IOTM}$	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	3535	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage (4)	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, V <sub>TEST</sub> = 1.3 $\times$ V <sub>IOSM</sub> (qualification)	3500	$V_{PK}$
		Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10s$	<5	
$q_{pd}$	Apparent charge (5)	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10s$	<5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.5 \times V_{IORM}, t_{m} = 1 \text{ s}$	<5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$	1.2	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	σαιραι	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C		
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 3000 \ V_{RMS}, t = 60 \ sec. (qualification),  V_{TEST} = 1.2 \times V_{ISO} = 3000 V_{RMS}, t = 1 \ sec \ (100\% \ production)$	2500	$V_{RMS}$

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> Package dimension tolerance ± 0.05mm.

<sup>(3)</sup> This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(4)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(5)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(6)</sup> All pins on each side of the barrier tied together creating a two-pin device.



# 7.7 Safety-Related Certifications

VDE	UL	CQC
Certified according to DIN V VDE V 0884-11:2017-01	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 3535 $V_{PK}$ ; Maximum Repetitive Peak Voltage, 792 $V_{PK}$ ; Maximum Surge Isolation Voltage, 2719 $V_{PK}$	Single protection, 2500 V <sub>RMS</sub>	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate 320-V <sub>RMS</sub> maximum working voltage
Certification Number: 40016131	Certification Number: E181974	Certification Number: CQC18001186974

# 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety output supply current <sup>(1)</sup>	$R_{\theta JA} = 98.0^{\circ}\text{C/W}, \text{ VDDA/B} = 12 \text{ V}, T_{A} = 25^{\circ}\text{C}, T_{J} = 150^{\circ}\text{C}$ See $\boxed{2}$ 2	DRIVER A, DRIVER B			50	mA
	Curient	R <sub>BJA</sub> = 98.0°C/W, VDDA/B = 25 V, T <sub>A</sub> = 25°C, T <sub>J</sub> = 150°C	DRIVER A, DRIVER B			24	mA
			INPUT			0.05	
D	Cofety cumply newer(1)	$R_{\theta JA} = 98.0^{\circ}C/W, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A			0.60	W
PS	P <sub>S</sub> Safety supply power <sup>(1)</sup>	See 図 3	DRIVER B			0.60	VV
			TOTAL			1.25	
T <sub>S</sub>	Safety temperature (1)					150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



# 7.9 Electrical Characteristics

 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENTS	<u> </u>				
I <sub>vccı</sub>	VCCI quiescent current	DISABLE = VCCI		1.5	2.0	mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB quiescent current	DISABLE = VCCI		1.0	1.8	mA
lvccı	VCCI operating current	(f = 500 kHz) current per channel, C <sub>OUT</sub> = 100 pF		2.5		mA
VDDA, VDDB	VDDA and VDDB operating current	(f = 500 kHz) current per channel, C <sub>OUT</sub> = 100 pF		2.5		mA
CCI SUPPLY	UNDERVOLTAGE LOCKOUT THRE	SHOLDS				
V <sub>VCCI_ON</sub>	Rising threshold VCCI_ON		2.55	2.7	2.85	V
V <sub>VCCI_OFF</sub>	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V <sub>VCCI_HYS</sub>	Threshold hysteresis			0.2		V
UCC20225A-G	1 VDD SUPPLY UNDERVOLTAGE I	OCKOUT THRESHOLDS				
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		5.7	6.0	6.3	
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		5.4	5.7	6	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.3		
	VDD SUPPLY UNDERVOLTAGE LO	OCKOUT THRESHOLDS				
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		8.3	8.7	9.2	
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		7.8	8.2	8.7	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.5		
PWM AND DIS	SABLE				•	
V <sub>PWMH</sub> , V <sub>DISH</sub>	Input high voltage		1.6	1.8	2	V
V <sub>PWML</sub> , V <sub>DISL</sub>	Input low voltage		0.8	1	1.2	V
V <sub>PWM_HYS</sub> , V <sub>DIS_HYS</sub>	Input hysteresis			0.8		V
V <sub>PWM</sub>	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V
OUTPUT						
I <sub>OA+</sub> , I <sub>OB+</sub>	Peak output source current	C <sub>VDD</sub> = 10 μF, C <sub>LOAD</sub> = 0.18 μF, f = 1 kHz, bench measurement		4		Α
I <sub>OA-</sub> , I <sub>OB-</sub>	Peak output sink current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		6		Α
R <sub>OHA</sub> , R <sub>OHB</sub>	Output resistance at high state	I <sub>OUT</sub> = -10 mA, T <sub>A</sub> = 25°C, R <sub>OHA</sub> , R <sub>OHB</sub> do not represent drive pull- up performance. See t <sub>RISE</sub> in Switching Characteristics and Output Stage for details.		5		Ω
R <sub>OLA</sub> , R <sub>OLB</sub>	Output resistance at low state	I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		0.55		Ω
V <sub>OHA</sub> , V <sub>OHB</sub>	Output voltage at high state	V <sub>VDDA</sub> , V <sub>VDDB</sub> = 12 V, I <sub>OUT</sub> = -10 mA, T <sub>A</sub> = 25°C		11.95		V
V <sub>OLA</sub> , V <sub>OLB</sub>	Output voltage at low state	V <sub>VDDA</sub> , V <sub>VDDB</sub> = 12 V, I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		5.5		mV
DEADTIME AI	ND OVERLAP PROGRAMMING					



# **Electrical Characteristics (continued)**

 $V_{VCCI} = 3.3 \text{ V or 5 V, 0.1-}\mu\text{F capacitor from VCCI to GND, } \\ V_{VDDA} = V_{VDDB} = 12 \text{ V, 1-}\mu\text{F capacitor from VDDA and VDDB to VSSA and VSSB, } \\ T_A = -40^{\circ}\text{C to +125°C, (unless otherwise noted)} \\$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Pull DT pin to VCCI		0		ns
Dead time	DT pin is left open, min spec characterized only, tested for outliers		8	15	ns
	$R_{DT} = 20 \text{ k}\Omega$	160	200	240	ns


# 7.10 Switching Characteristics


 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted).


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RISE</sub>	Output rise time, 20% to 80% measured points	C <sub>OUT</sub> = 1.8 nF		6	16	ns
t <sub>FALL</sub>	Output fall time, 90% to 10% measured points	C <sub>OUT</sub> = 1.8 nF		7	12	ns
t <sub>PWmin</sub>	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0 \text{ pF}$			20	ns
t <sub>PDHL</sub>	Propagation delay from INx to OUTx falling edges		14	19	30	ns
t <sub>PDLH</sub>	Propagation delay from INx to OUTx rising edges		14	19	30	ns
t <sub>PWD</sub>	Pulse width distortion  t <sub>PDLH</sub> - t <sub>PDHL</sub>				6	ns
t <sub>DM</sub>	Propagation delays matching between VOUTA, VOUTB				5	ns
CM <sub>H</sub>	High-level common-mode transient immunity	PWM is tied to GND or VCCI;	100			1//20
CM <sub>L</sub>	Low-level common-mode transient immunity	V <sub>CM</sub> =1200V; (See CMTI Testing)	100			V/ns




# 7.11 Thermal Derating Curves










☑ 3. Thermal Derating Curve for Safety-Related Limiting Power



# 7.12 Typical Characteristics


VDDA = VDDB= 12 V, VCCI = 3.3 V,  $T_A$  =  $25^{\circ}$ C, No load unless otherwise noted.





# **Typical Characteristics (continued)**


VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **Typical Characteristics (continued)**


VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **Typical Characteristics (continued)**

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.






#### 8 Parameter Measurement Information

# 8.1 Propagation Delay and Pulse Width Distortion


 $\boxtimes$  26 shows how to calculate pulse width distortion ( $t_{PWD}$ ) and delay matching ( $t_{DM}$ ) from the propagation delays of channels A and B. These parameters can be measured by disabling the dead time function by shorting the DT Pin to VCC.



26. Propagation Delay Matching and Pulse Width Distortion

# 8.2 Rising and Falling Time

 $\boxtimes$  27 shows the criteria for measuring rising ( $t_{RISE}$ ) and falling ( $t_{FALL}$ ) times. For more information on how short rising and falling times are achieved see Output Stage.



27. Rising and Falling Time Criteria

## 8.3 PWM Input and Disable Response Time

☑ 28 shows the response time of the disable function. For more information, see Disable Pin.




図 28. Disable Pin Timing



# 8.4 Programable Dead Time

Tying it to GND through an appropriate resistor ( $R_{DT}$ ) sets a dead-time interval. For more details on dead time, refer to Programmable Dead Time (DT) Pin.





図 29. Dead-Time Switching Parameters

# 8.5 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as  $t_{VCCI+ to OUT}$  for VCCI UVLO (typically 40-µs) and  $t_{VDD+ to OUT}$  for VDD UVLO (typically 50-µs). It is recommended to consider proper margin before launching PWM signal after the driver's VCCI and VDD bias supply is ready. 20 30 and 20 31 show the power-up UVLO delay timing diagram for VCCI and VDD.


If PWM are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until  $t_{VCCI+}$  to OUT or  $t_{VDD+}$  to OUT after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <1 $\mu$ s delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.





# 8.6 CMTI Testing

図 32 is a simplified diagram of the CMTI testing configuration.



Copyright © 2017, Texas Instruments Incorporated

図 32. Simplified CMTI Testing Setup




# 9 Detailed Description

#### 9.1 Overview

There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA. In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors.

The UCC20225A-Q1 and UCC20225-Q1, are flexible dual gate drivers which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC20225-Q1 family has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a DISABLE pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC20225 also holds its OUTA low when the PWM is left open or when the PWM pulse is not wide enough. The driver input PWM is CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Importantly, Channel A is in phase with PWM input and Channel B is always complimentary with Channel A with programmed dead time.

# 9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 9.3 Feature Description

#### 9.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC20225 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than  $V_{VDD\_ON}$  at device start-up or lower than  $V_{VDD\_OFF}$  after start-up, the VDD UVLO feature holds the effected outputs low, regardless of the status of the input pin (PWM).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (illustrated in  $\boxtimes$  33). In this condition, the upper PMOS is resistively held off by  $R_{Hi-Z}$  while the lower NMOS gate is tied to the driver output through  $R_{CLAMP}$ . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.5V, when no bias power is available. The clamp sinking current is limited only by the perchannel safety supply power, the ambient temperature, and the 6A peak sink current rating.




図 33. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature ( $V_{VDD\_HYS}$ ). This hysteresis prevents chatter when there is ground noise from the power supply. This also allows the device to accept small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC20225-Q1 family also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage at VCCI exceeds  $V_{VCCI\_ON}$ . A signal will cease to be delivered when VCCI receives a voltage less than  $V_{VCCI\_OFF}$ . As with the UVLO for VDD, there is hystersis ( $V_{VCCI\_HYS}$ ) to ensure stable operation.

If PWM is active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until 50µs (typical) after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective UVLO off thresholds, there is <1µs delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.



# **Feature Description (continued)**

The UCC20225-Q1 family can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

## 表 1. UCC20225-Q1 family VCCI UVLO Feature Logic

CONDITION	INPUT	OUTPUTS	
	PWM	OUTA	OUTB
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L
VCCI-GND < V <sub>VCCI OFF</sub> after device start up	L	L	L

## 表 2. UCC20225-Q1 family VDD UVLO Feature Logic

CONDITION	INPUT	OUTPUTS	
	PWM	OUTA	OUTB
VDD-VSS < V <sub>VDD_ON</sub> during device start up	Н	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	L	L

# 9.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See VDD, VCCI, and Under Voltage Lock Out (UVLO) for more information on UVLO operation modes.

# 表 3. INPUT/OUTPUT Logic Table(1)

INPUT	DISABLE <sup>(2)</sup>	OUTPUTS		NOTE	
PWM	DISABLE	OUTA	OUTB	NOTE	
L or Left Open	L or Left Open	L	Н	Output transitions occur after the dead time expires. See Programmable	
Н	L or Left Open	Н	L	Dead Time (DT) Pin	
Х	Н	L	L	-	

<sup>(1) &</sup>quot;X" means L, H or left open.

#### 9.3.3 Input Stage

The input pins (PWM and DIS) of the UCC20225-Q1 family are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V micro-controllers), since UCC20225-Q1 family has a typical high threshold ( $V_{PWMH}$ ) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see  $\mathbb{Z}$  22, $\mathbb{Z}$  23). A wide hysteresis ( $V_{PWM\_HYS}$ ) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k $\Omega$  (See Functional Block Diagram). However, it is still recommended to ground an input if it is not being used for improved noise immunity.

Since the input side of UCC20225-Q1 family is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for any gate. That said, the amplitude of any signal applied to PWM must *never* be at a voltage higher than VCCI.

<sup>(2)</sup> DIS pin disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to a μC with distance.



#### 9.3.4 Output Stage

The UCC20225-Q1 family's output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 1.47- $\Omega$  when activated.

The  $R_{OH}$  parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC20225-Q1 family pull-up stage during this brief turn-on phase is much lower than what is represented by the  $R_{OH}$  parameter, yielding a faster turn-on. The turn-on phase output resistance is the parallel combination  $R_{OH}||R_{NMOS}$ .

The pull-down structure in UCC20225-Q1 family is simply composed of an N-channel MOSFET. The R<sub>OL</sub> parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC20225-Q1 family are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




図 34. Output Stage



## 9.3.5 Diode Structure in UCC20225-Q1 family

☑ 35 illustrates the multiple diodes involved in the ESD protection components of the UCC20225-Q1 family. This provides a pictorial representation of the absolute maximum rating for the device.




図 35. ESD Structure

#### 9.4 Device Functional Modes

## 9.4.1 Disable Pin

Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows UCC20225-Q1 family to operate normally. The DISABLE response time is in the range of 20ns and quite responsive, which is as fast as propagation delay. The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity.

## 9.4.2 Programmable Dead Time (DT) Pin

UCC20225-Q1 family allows the user to adjust dead time (DT) in the following ways:

## 9.4.2.1 Tying the DT Pin to VCC

If DT pin is tied to VCC, dead time function between OUTA and OUTB is disabled and the dead time between the two output channels is around 0ns.



## **Device Functional Modes (continued)**

#### 9.4.2.2 DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins

If the DT pin is left open, the dead time duration  $(t_{DT})$  is set to <15-ns. It is not recommended to leave DT pin open for noisy environment. One can program  $t_{DT}$  by placing a resistor,  $R_{DT}$ , between the DT pin and GND. The appropriate  $R_{DT}$  value can be determined from  $\pm$  1, where  $R_{DT}$  is in  $k\Omega$  and  $t_{DT}$  in ns:

$$t_{\rm DT} \approx 10 \times R_{\rm DT} \tag{1}$$

The steady state voltage at DT pin is around 0.8V, and the DT pin current will be less than 10uA when  $R_{DT}$ =100- $k\Omega$ . Since the DT pin current is used internally to set the dead time, and this current decreases as  $R_{DT}$  increases, it is recommended to parallel a ceramic capacitor, 2.2-nF or above, close to DT pin to achieve better noise immunity and better dead time matching between two channels, especially when the dead time is larger than 300-ns.

The input signal's falling edge activates the programmed dead time for the output. An output signal's dead time is always set to the driver's programmed dead time. The driver dead time logic is illustrated in ☒ 36:




図 36. Input and Output Logic Relationship with Dead Time



# 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The UCC20225-Q1 family effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC20225-Q1 family (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance, the UCC20225-Q1 family enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

# 10.2 Typical Application

The circuit in 🗵 37 shows a reference design with UCC20225-Q1 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




図 37. Typical Application Schematic



٧

# **Typical Application (continued)**

#### 10.2.1 Design Requirements

表 4 lists reference design parameters for the example application: UCC20225-Q1 family driving 700-V MOSFETs in a high side-low side configuration.

**PARAMETER VALUE** UNITS Power transistor IPB65R150CFD ٧ VCC 5.0 VDD 12 V Input signal amplitude 3.3 ٧ Switching frequency (f<sub>s</sub>) 200 kHz

400

表 4. UCC20225-Q1 family Design Requirements

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Designing PWM Input Filter

DC link voltage

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{IN}$ - $C_{IN}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an  $R_{IN}$  in the range of  $0-\Omega$  to  $100-\Omega$  and a  $C_{IN}$  between 10-pF and 100-pF. In the example, an  $R_{IN} = 51-\Omega$  and a  $C_{IN} = 33$ -pF are selected, with a corner frequency of approximately 100-MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 10.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800  $V_{DC}$ . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 600-V ultrafast diode, MURA160T3G, is chosen in this example.

A bootstrap resistor,  $R_{BOOT}$ , is used to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for  $R_{BOOT}$  is between 1  $\Omega$  and 20  $\Omega$  depending on the diode used. In the example, a current limiting resistor of 2.7  $\Omega$  is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through  $D_{Boot}$  is,

$$I_{DBoot\,(PK)} = \frac{V_{DD} - V_{BDF}}{R_{Boot}} = \frac{12 \text{ V} - 1.5 \text{ V}}{2.7 \text{ }\Omega} \approx 4 \text{ A}$$

where

V<sub>BDF</sub> is the estimated bootstrap diode forward voltage drop at 4 A.

(2)



## 10.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in Output Stage, the UCC20225-Q1 family has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min \left( 4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$

$$I_{OB+} = min \left( 4A, \frac{V_{DD}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$
(3)

where

- R<sub>ON</sub>: External turn-on resistance.
- R<sub>GFET INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance. (4)

In this example:

$$I_{OA +} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{12 \text{ V} - 1.3 \text{ V}}{1.47 \Omega \parallel 5 \Omega + 2.2 \Omega + 1.5 \Omega} \approx 2.2 \text{ A}$$

$$I_{OB +} = \frac{V_{DD}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{12 \text{ V}}{1.47 \Omega \parallel 5 \Omega + 2.2 \Omega + 1.5 \Omega} \approx 2.5 \text{ A}$$
(6)

Therefore, the high-side and low-side peak source current is 2.2 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = min\left(6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET\_Int}}\right)$$

$$I_{OB-} = min\left(6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET\_Int}}\right)$$
(7)

where

- R<sub>OFF</sub>: External turn-off resistance.
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an MSS1P4.
- I<sub>O</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.



In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET\_Int}} = \frac{12 \text{ V} - 0.8 \text{ V} - 0.75 \text{ V}}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \approx 5.1 \text{ A}$$
(9)

$$I_{OB-} = \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF}} \| R_{ON} + R_{GFET\_Int} = \frac{12 \text{ V} - 0.75 \text{ V}}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \approx 5.5 \text{ A}$$
(10)

Therefore, the high-side and low-side peak sink current is 5.1 A and 5.5 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance (C<sub>ISS</sub>) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

#### 10.2.2.4 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC20225-Q1 family ( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

P<sub>GD</sub> is the key power loss which determines the thermal safety-related limits of the UCC20225-Q1 family, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. 24 shows the per output channel current consumption vs. operating frequency with no load. In this example,  $V_{VCCI} = 5$  V and  $V_{VDD} = 12$  V. The current on each power supply, with PWM switching from 0 V to 3.3 V at 200 kHz is measured to be  $I_{VCCI} = 2$  mA, and  $I_{VDDA} = I_{VDDB} = 1.5$  mA. Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{GDQ} = V_{VCCI} \times I_{VCCI} + V_{VDDA} \times I_{VDDA} + V_{VDDB} \times I_{VDDB} \approx 46 \text{ mW}$$
(11)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{GSW} = 2 \times V_{DD} \times Q_G \times f_{SW}$$

where

If a split rail is used to turn on and turn off, then VDD is the total difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 12 \text{ V} \times 100 \text{ nC} \times 200 \text{ kHz} = 480 \text{ mW}$$
 (13)



 $Q_G$  represents the total gate charge of the power transistor switching 400 V at 14 A, and is subject to change with different testing conditions. The UCC20225-Q1 family's gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances and power transistor internal resistances are 0  $\Omega$ , and all the gate driver loss is dissipated inside the UCC20225-Q1 family. If there are external turn-on and turn-off resistance, the total loss will be distributed between the gate driver pull-up/down resistances, external gate resistances, and power transistor internal resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left( \frac{R_{OH} \parallel R_{NMOS}}{R_{OH} \parallel R_{NMOS} + R_{ON} + R_{GFET\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET\_Int}} \right)$$

$$(14)$$

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC20225-Q1 family's gate driver loss can be estimated with:

$$P_{GDO} = \frac{480 \text{ mW}}{2} \left( \frac{5 \Omega \parallel 1.47 \Omega}{5 \Omega \parallel 1.47 \Omega + 2.2 \Omega + 1.5 \Omega} + \frac{0.55 \Omega}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \right) \approx 120 \text{ mW}$$
(15)

## Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = 2 \times f_{SW} \times \left[ 4 \text{ A} \times \int\limits_{0}^{T_{R\_Sys}} \left( V_{DD} - V_{OUT_{A/B}}(t) \right) dt + 6 \text{ A} \times \int\limits_{0}^{T_{F\_Sys}} V_{OUT_{A/B}}(t) dt \right]$$

where

V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off period. In cases where the output is saturated for some time, this can be simplified as a constant current source (4 A at turn-on and 6 A at turn-off) charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R\_Sys</sub> and T<sub>F\_Sys</sub> can be easily predicted. (16)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion.

Total gate driver loss dissipated in the gate driver UCC20225-Q1 family, PGD, is:

$$P_{GD} = P_{GDQ} + P_{GDO} = 46 \text{ mW} + 120 \text{ mW} = 166 \text{ mW}$$
 (17)

which is equal to 127 mW in the design example.

## 10.2.2.5 Estimating Junction Temperature

The junction temperature (T<sub>J</sub>) of the UCC20225-Q1 family can be estimated with:

$$T_J = T_C + \Psi_{JT} \times P_{GD}$$

where

- ullet T<sub>C</sub> is the UCC20225-Q1 family case-top temperature measured with a thermocouple or some other instrument, and
- $\Psi_{JT}$  is the Junction-to-top characterization parameter from the Thermal Information table. (18)

Using the junction-to-top characterization parameter  $(\Psi_{JT})$  instead of the junction-to-case thermal resistance  $(R_{\Theta JC})$  can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted).  $R_{\Theta JC}$  can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of  $R_{\Theta JC}$  will inaccurately estimate the true junction temperature.  $\Psi_{JT}$  is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius. For more information, see the Semiconductor and IC Package Thermal Metrics application report.

(20)



#### 10.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of 15  $V_{DC}$  is applied.

#### 10.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1 µF, should be placed in parallel with the MLCC.

#### 10.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_G + \frac{I_{VDD} \ @ \ 200 \ kHz \ (No \ Load)}{f_{SW}} = 100 \ nC + \frac{1.5 \ mA}{200 \ kHz} = 107.5 \ nC$$

where

- Q<sub>G</sub>: Gate charge of the power transistor.
- I<sub>VDD</sub>: The channel self-current consumption with no load at 200kHz. (19)

Therefore, the absolute minimum C<sub>Boot</sub> requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{DDA}} = \frac{107.5 \ nC}{0.5 \ V} \approx 0.22 \ \mu F$$

where

ΔV<sub>VDDA</sub> is the voltage ripple at VDDA, which is 0.5 V in this example.

In practice, the value of  $C_{Boot}$  is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the  $C_{Boot}$  value and place it as close to the VDD and VSS pins as possible. A 50-V 1- $\mu$ F capacitor is chosen in this example.

$$C_{Boot} = 1 \,\mu F$$
 (21)

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with  $C_{Boot}$  to optimize the transient performance.

注

Too large  $C_{BOOT}$  can be detrimental.  $C_{BOOT}$  may not be charged within the first few cycles and  $V_{BOOT}$  could stay below UVLO. As a result, the high-side FET will not follow input signal commands for several cycles. Also during initial  $C_{BOOT}$  charging cycles, the bootstrap diode has highest reverse recovery current and losses.



#### 10.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as  $C_{VDD}$  in  $\boxtimes$  37) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- $\mu$ F MLCC and a 50-V, 0.22- $\mu$ F MLCC are chosen for  $C_{VDD}$ . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10  $\mu$ F, should be used in parallel with  $C_{VDD}$ .

#### 10.2.2.7 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC20225-Q1 family dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see 29). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC20225-Q1 family:

$$DT_{Setting} = DT_{Req} + T_{F\_Sys} + T_{R\_Sys} - T_{D(on)}$$

#### where

- DT<sub>setting</sub>: UCC20225-Q1 family dead time setting in ns, DT<sub>Setting</sub> =  $10 \times RDT$ (in  $k\Omega$ ).
- DT<sub>Req</sub>: System required dead time between the real V<sub>GS</sub> signal of the top and bottom switch with enough margin, or ZVS requirement.
- T<sub>F Svs</sub>: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T<sub>R Sys</sub>: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T<sub>D(on)</sub>: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold. (22)

In the example,  $DT_{Setting}$  is set to 250-ns.

It should be noted that the UCC20225-Q1 family's dead time setting is decided by the DT pin configuration (See Programmable Dead Time (DT) Pin), and it cannot automatically fine-tune the dead time based on system conditions. It is recommended to parallel a ceramic capacitor, 2.2-nF or above, close to DT pin to achieve better noise immunity and dead time matching.



## 10.2.2.8 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.




図 38. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



 $\boxtimes$  39 shows another example which uses two supplies (or single-input-double-output power supply). Power supply  $V_{A+}$  determines the positive drive output voltage and  $V_{A-}$  determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.





図 39. Negative Bias with Two Iso-Bias Power Supplies



The last example, shown in 240, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant converters or phase shift converters favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.



2 40. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



#### 10.2.3 Application Curves


Channel 1 (Indigo): UCC20225-Q1 family's PWM pin signal.

Channel 2 (Cyan): Gate-source signal on the high side power transistor.

Channel 3 (Magenta): Gate-source signal on the low side power transistor.

In  $\boxtimes$  41, PWM is sent a 3.3 V, 20% duty-cycle signal. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of  $\boxtimes$  41. The dead time matching is 10-ns with the 250-ns dead time setting. Note that with high voltage present, lower bandwidth differential probes are required, which limits the achievable accuracy of the measurement.

 $\boxtimes$  42 shows a zoomed-in version of the waveform of  $\boxtimes$  41, with measurements for propagation delay and rising/falling time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors (R<sub>ON</sub>, R<sub>OFF</sub>), different sink and source currents, and the Miller plateau, different rising (60, 120 ns) and falling time (25 ns) are observed in  $\boxtimes$  42.





# 11 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC20225-Q1 family is between 3-V and 18-V. The recommended output bias supply voltage (VDDA/VDDB) range is 6.5-V to 25-V for UCC20225A-Q1 and 9.2-V to 25-V for UCC20225-Q1. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. VDD and VCCI should not fall below their respective UVLO thresholds for normal operation, or else gate driver outputs can become clamped low for >50µs by the UVLO protection feature (for more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC20225-Q1 family, and should not exceed the recommended maximum VDDA/VDDB of 25-V.

A local bypass capacitor should be placed between the VDD and VSS pins, with a value of between 220 nF and  $10 \,\mu\text{F}$  for device biasing. It is further suggested that an additional 100-nF capacitor be placed in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low ESR, ceramic surface mount capacitors are recommended.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC20225-Q1 family, this bypass capacitor has a minimum recommended value of 100 nF.



# 12 Layout

# 12.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC20225-Q1 family. Below are some key points.

#### **Component Placement:**

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead time setting resistor, R<sub>DT</sub>, and its bypassing capacitor close to DT pin of UCC20225-Q1 family.
- It is recommended to bypass using a ≈1nF low ESR/ESL capacitor, C<sub>DIS</sub>, close to DIS pin when connecting to a μC with distance.

#### Grounding Considerations:

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is
  recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This
  recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and
  area on the circuit board is important for ensuring reliable operation.

## **High-Voltage Considerations:**

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. PCB cutting or scoring beneath the IC are not recommended, since this can severely exacerbate board warping and twisting issues.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could
  operate with a DC-link voltage up to 700 V<sub>DC</sub>, one should try to increase the creepage distance of the PCB
  layout between the high and low-side PCB traces.

#### **Thermal Considerations:**

- A large amount of power may be dissipated by the UCC20225-Q1 family if the driving voltage is high, the load
  is heavy, or the switching frequency is high (Refer to Estimate Gate Driver Power Loss for more details).
  Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal
  impedance (θ<sub>IR</sub>).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority on maximizing the connection to VSSA and VSSB (see ☒ 44 and ☒ 45). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.



# 12.2 Layout Example

🗵 43 shows a 2-layer PCB layout example with the signals and key components labeled.




図 43. Layout Example

□ 44 and □ 45 shows top and bottom layer traces and copper.


注

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



# **Layout Example (continued)**


PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.



□ 46 and □ 47 are 3D layout pictures with top view and bottom views.

注

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.





# 13 デバイスおよびドキュメントのサポート

#### 13.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

## 表 5. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
UCC20225-Q1	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
UCC20225A-Q1	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

#### 13.2 ドキュメントのサポート

# 13.2.1 関連資料

関連資料については、以下を参照してください。

『絶縁の用語集』

#### 13.3 認定

ULオンライン認定ディレクトリ、「FPPT2.E181974非光学絶縁デバイス - 部品 | 認定番号: 20170718-E181974、

VDE 『Pruf- und Zertifizierungsinstitut Certification』、工場調査による準拠の認定

CQCオンライン認定ディレクトリ、「GB4943.1-2011、デジタル・アイソレータ認定」、認定番号: CQC18001186974

## 13.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 13.5 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.6 商標

E2E is a trademark of Texas Instruments.

#### 13.7 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 13.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCC20225AQNPLRQ1	Active	Production	VLGA (NPL)   13	3000   LARGE T&R	Yes	NIAU	Level-3-260C-168 HR	-40 to 125	UC20225AQ
UCC20225AQNPLRQ1.B	Active	Production	VLGA (NPL)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
UCC20225AQNPLTQ1	Obsolete	Production	VLGA (NPL)   13	-	-	Call TI	Call TI	-40 to 125	UC20225AQ
UCC20225QNPLRQ1	Active	Production	VLGA (NPL)   13	3000   LARGE T&R	Yes	NIAU	Level-3-260C-168 HR	-40 to 125	UCC20225Q
UCC20225QNPLRQ1.B	Active	Production	VLGA (NPL)   13	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
UCC20225QNPLTQ1	Obsolete	Production	VLGA (NPL)   13	-	-	Call TI	Call TI	-40 to 125	UCC20225Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

#### OTHER QUALIFIED VERSIONS OF UCC20225-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC20225AQNPLRQ1	VLGA	NPL	13	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
UCC20225QNPLRQ1	VLGA	NPL	13	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC20225AQNPLRQ1	VLGA	NPL	13	3000	350.0	350.0	43.0
UCC20225QNPLRQ1	VLGA	NPL	13	3000	350.0	350.0	43.0



LAND GRID ARRAY



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Pin 1 indicator is electrically connected to pin 1.



LAND GRID ARRAY




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



LAND GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated