







JAJSMY4C - SEPTEMBER 2021 - REVISED DECEMBER 2022

UCC14240-Q1 車載用 2.0W、24V VIN、25V VOUT、高密度、 >3kV_{RMS、}絶縁型 DC/DC モジュール

1 特長

Texas

INSTRUMENTS

- 絶縁トランス付きの統合型高密度絶縁型 DC/DC モジ ュール
- 以下のものを駆動する絶縁型 DC/DC:IGBT、SiC FET
- 入力電圧範囲:21V~27V、絶対最大定格 32V
- . T_A ≤ 85℃ で 2.0W、T_A = 105℃ で 1.5W を超える出 力電力
- 可変 (VDD VEE) 出力電圧 (外付け抵抗による): す べての温度範囲にわたって 18V~25V、±1.3% のレ ギュレーション精度
- 可変 (COM VEE) 出力電圧 (外部抵抗による):す べての温度範囲にわたって 2.5V~(VDD - VEE)、 ±1.3% のレギュレーション精度
- スペクトラム拡散変調とトランス内蔵の設計により、低い 雷磁放射を実現
- イネーブル、パワー・グッド、UVLO、OVLO、ソフトスタ ート、短絡、電力制限、低電圧、過電圧、過熱からの保 護
- CMTI > 150kV/µs
- 車載アプリケーション向けに AEC-Q100 認定済み
 - 温度グレード 1:-40°C ≤ T」 ≤ 150°C
 - 温度グレード 1:-40℃ ≤ T_A ≤ 125℃
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可 能
- 安全関連の認証計画:
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠し た基本絶縁耐圧:4243V_{PK}
 - UL1577 に準拠した絶縁耐圧: 3000V_{RMS} (1分 間)
 - CQC GB4943.1 準拠の基本絶縁
- 36 ピンのワイド SSOP パッケージ

2 アプリケーション

- ハイブリッド、電気自動車、およびパワー・トレーン・シ ステム (EV/HEV)
 - インバータおよびモーター制御
 - オンボード・チャージャ (OBC) およびワイヤレス・チ ャージャ
 - DC/DC コンバータ
- グリッド・インフラ
 - EV 充電ステーション向け電源モジュール
 - DC 充電 (バッテリ) ステーション
 - ストリング・インバータ
- モーター・ドライブ

– AC インバータと VF ドライブ、ロボット・サーボ・ドラ イブ

 産業用輸送 - オフハイウェイ車両向け電気式ドライブ

3 概要


UCC14240-Q1 は、IGBT または SiC ゲート・ドライバヘ の電力供給を目的として設計された車載用高絶縁電圧 DC/DC 電源モジュールです。UCC14240-Q1 は、独自 のアーキテクチャを採用したトランスと DC/DC コントローラ を統合しており、非常に低い放射で高効率を実現します。 高精度の出力電圧により優れたチャネル拡張を実現し、 パワー・デバイスのゲートに過大なストレスを与えずにシス テム効率を向上します。

UCC14240-Q1 は、高効率で、最大 2.0W (標準値)の絶 縁出力電力を供給します。必要な外付け部品が最小限 で、オンチップのデバイス保護機能が内蔵されており、入 力低電圧誤動作防止、過電圧誤動作防止、出力電圧パ ワーグッド・コンパレータ、過熱シャットダウン、ソフトスター ト・タイミング、調整可能で絶縁された正負出力電圧、イネ ーブル・ピン、オープン・ドレイン出力パワーグッド・ピンな どの追加機能を備えています。


パッケージ情報

発注型番 ⁽¹⁾	パッケージ	本体サイズ (公称)	
UCC14240QDWNRQ1	DWN (SSOP、 36)	12.83mm × 7.50mm	

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



アプリケーション概略



標準的な電源オン・シーケンス





Table of Contents

1 特長	1
2 アプリケーション	
3 概要	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	
6.1 Absolute Maximum Ratings	<mark>5</mark>
6.2 ESD Ratings	5
6.3 Recommended Operating Conditions	5
6.4 Thermal Information	
6.5 Power Ratings	<mark>6</mark>
6.6 Insulation Specifications	6
6.7 Safety-Related Certifications	7
6.8 Electrical Characteristics	
6.9 Safety Limiting Values	10
6.10 Insulation Characteristics	11
6.11 Typical Characteristics	12
7 Detailed Description	16
7.1 Overview	16

7.2 Functional Block Diagram	17
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 System Examples	<mark>33</mark>
8.4 Power Supply Recommendations	34
8.5 Layout	<mark>34</mark>
9 Device and Documentation Support	
9.1 Documentation Support	<mark>38</mark>
9.2ドキュメントの更新通知を受け取る方法	<mark>38</mark>
9.3 サポート・リソース	
9.4 Trademarks	
9.5 静電気放電に関する注意事項	
9.6 用語集	
10 Mechanical, Packaging, and Orderable	
Information	

4 Revision History

Changes from Revision A (November 2021) to Revision B (December 2022)	Page
Updated table notes	5
Changes from Revision B (December 2022) to Revision C (December 2022)	Page



5 Pin Configuration and Functions




図 5-1. DWN Package, 36-Pin SSOP (Top View)

表 5-1. Pin Functions

PIN			DESCRIPTION
NAME	NO.		DESCRIPTION
GNDP	1, 2, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	G	Primary-side ground connection for VIN. PIN 1,2, and 5 are analog ground. PIN 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, and 18 are power ground. Place several vias to copper pours for thermal relief. See <i>Layout Guidelines</i> .
PG	3	о	Active low power-good open-drain output pin. \overrightarrow{PG} remains low when (UVLO $\leq V_{VIN} \leq OVLO$); (UVP1 \leq (VDD - VEE) \leq OVP1); (UVP2 \leq (COM - VEE) \leq OVP2); $T_{J_Primary} \leq$ TSHUTP _{PRIMARY_RISE} ; and $T_{J_secondary} \leq$ TSHUT _{SECONDARY_RISE}
ENA	4	I	Enable pin. Forcing ENA LOW disables the device. Pull HIGH to enable normal device functionality. 5.5-V recommended maximum.
VIN	6, 7	Р	Primary input voltage. PIN 6 is for analog input, and PIN 7 is for power input. For PIN 7, connect one 10- μ F ceramic capacitor from power VIN PIN 7 to power GNDP PIN 8. Connect a 0.1- μ F high-frequency bypass ceramic capacitor close to PIN 7 and PIN 8. Optionally, connect a 330pF 0402 size high-frequency bypass ceramic capacitor close to analog VIN PIN 6 and GNDP PIN 5.
VEE	19, 20, 21, 22, 23, 24, 25,26, 27, 30,31, 36	G	Secondary-side reference connection for VDD and COM. The VEE pins are used for the high current return paths.
VDD	28, 29	Ρ	Secondary-side isolated output voltage from transformer. Connect a 2.2- μ F and a parallel 0.1- μ F ceramic capacitor from VDD to VEE. The 0.1- μ F ceramic capacitor is the high frequency bypass and must be next to the IC pins. A 4.7- μ F or 10- μ F ceramic capacitor can be used instead of 2.2 to further reduce the output ripple voltage.
RLIM	32	Р	Secondary-side second isolated output voltage resistor to limit the source current from VDD to COM node, and the sink current from COM to VEE. Connect a resistor from RLIM to COM to regulate the (COM – VEE) voltage. See R_{LIM} Resistor Selection for more detail.
FBVEE	Connect a resistor divider from COM to VEE so that the midpoint is connected to FBVEE, a equivalent FBVEE voltage when regulating is 2.5 V. Add a 330-pF ceramic capacitor for hig frequency decoupling in parallel with the low-side feedback resistor. The 330-pF ceramic capacitor for high the low-side feedback resistor.		Feedback (COM – VEE) output voltage sense pin used to adjust the output (COM – VEE) voltage. Connect a resistor divider from COM to VEE so that the midpoint is connected to FBVEE, and the equivalent FBVEE voltage when regulating is 2.5 V. Add a 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 330-pF ceramic capacitor for high frequency bypass must be next to the FBVEE and VEEA IC pins on top layer or back layer connected with vias.



表 5-1. Pin Functions (continued)

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
FBVDD	34	I	Feedback (VDD – VEE) output voltage sense pin and to adjust the output (VDD – VEE) voltage. Connect a resistor divider from VDD to VEE so that the midpoint is connected to FBVDD, and the equivalent FBVDD voltage when regulating is 2.5 V. Add a 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 330-pF ceramic capacitor for high frequency bypass must be next to the FBVDD and VEEA IC pins on top layer or back layer connected with vias.	
VEEA	35	 Secondary-side analog sense reference connection for the noise sensitive ana FBVDD and FBVEE. Connect the low-side feedback resistors and high frequer capacitor close to the VEEA pin and respective feedback pin FBVDD or FBVE secondary-side gate drive lowest voltage reference, VEE. Use a single point of the high frequency decoupling ceramic capacitor close to the VEEA pin. See L 		

(1) P = power, G = ground, I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

Parameter		MIN	TYP MAX	UNIT
	VIN to GNDP	-0.3	32	V
	ENA, PG to GNDP	-0.3	7	V
	VDD, RLIM, FBVDD, FBVEE to VEE	-0.3	32	V
P _{LOSS_MAX}	Total power loss at T _A =25 [°] C		2.45	W
POUT_VDD_MAX	Total (VDD – VEE) output power at T _A =25 [°] C		2.5	W
IRLIM_MAX_RMS_SOURCE	Max RLIM pin rms current sourcing from VDD to RLIM. (16% average run time over lifetime of 24,500 hr)		0.125	A _{RMS}
IRLIM_MAX_RMS_SINK	Max RLIM pin rms current sinking from RLIM to VEE. (16% average run time over lifetime of 24,500 hr)		0.125	A _{RMS}
TJ	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
	Charged-device model (CDM), per AEC Q100-011 Section 7.2	±500	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PIN		MIN	TYP	MAX	UNIT
V _{VIN}	Primary-side input voltage to GNDP	21	24	27	V
V _{ENA}	Enable to GNDP	0		5.5	V
V _{PG}	Powergood to GNDP	0		5.5	V
V _{VDD}	VDD to VEE	18		25	V
V _{VEE}	COM to VEE	2.5		VDD – VEE	V
V _{FBVDD} , V _{FBVEE}	FBVDD, FBVEE to VEE	0	2.5	5.5	V
T _A	Ambient temperature	-40		125	°C
TJ	Junction temperature	-40		150	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DWN (SSOP) 36 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	52.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	28.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	25.9	°C/W

Copyright © 2023 Texas Instruments Incorporated



	THERMAL METRIC ⁽¹⁾	DWN (SSOP)	UNIT
		36 PINS]
Ψ_{JT}	Junction-to-top characterization parameter	16.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	25.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

 V_{VIN} = 24 V, C_{IN} = 10µF, C_{OUT} = 2.2 uF, T_{J} = 150 °C, V_{ENA} = 5 V

PARAMETER		TEST CONDITIONS	TYP VALUE	UNIT
P _D	Power dissipation	$(VDD - VEE) = 25 V, P_{VDD-VEE} = 2 W; (COM - VEE) = 5 V, No Load from (VDD - COM) or (COM - VEE)$	1.65	W

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT	
General					
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance – transformer power isolation)	> 120	μm	
חח	Distance through the insulation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 8.6	μm	
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V	
	Material group	According to IEC 60664-1	I		
		Rated mains voltage ≤ 300 VRMS	I-IV		
	Overvoltage category	Rated mains voltage ≤ 600 VRMS	I-IV		
		Rated mains voltage ≤ 1000 VRMS	I-III		
DIN EN IE	EC 60747-17 (VDE 0884-17) (Planned Certification	on Targets) ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1202	V _{PK}	
V _{IOWM}	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	850	V _{RMS}	
		DC voltage	1202	V _{DC}	
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60s (qualification); V_{TEST} = 1.2 × V_{IOTM} , t = 1 s (100% production)	4243	V _{PK}	
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	5000	V _{PK}	
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	6500	V _{PK}	
		Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС	
qpd	Apparent charge ⁽⁴⁾	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС	
		Method b1: At routine test (100% production) and preconditioning (type test); V_{ini} = 1.2 x V_{IOTM} , t_{ini} = 1 s; $V_{pd(m)}$ = 1.5 x V_{IORM} , t_m = 1 s	≤ 5	рС	
CIO	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz	< 3.5	pF	



UCC14240-Q1 JAJSMY4C – SEPTEMBER 2021 – REVISED DECEMBER 2022

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	Ω
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	(Planned Certification Target)			
V _{ISO}	Withstand isolation voltage	Withstand isolation voltage $V_{TOT} = V_{100} = 3000 V_{Duto} t = 60s (qualification)$		V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

- (2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

6.7 Safety-Related Certifications

VDE	UL	CQC
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 Component Recognition Program	Plan to certify according to GB4943.1
Basic insulation Maximum transient isolation voltage, 4243 V_{PK} ; Maximum repetitive peak isolation voltage, 1202 V_{PK} ; Maximum surge isolation voltage, 6500 V_{PK}	Single protection, 3000 V _{RMS}	Basic insulation, Altitude ≤ 5000 m, Tropical Climate, 595 V _{RMS} maximum working voltage
Certificate number: (planned)	File number: (planned)	Certificate number: (planned)

6.8 Electrical Characteristics

Over operating temperature range (-40 °C ≤ T_J ≤ 150 °C, 21 V ≤ V_{VIN} ≤ 27 V, C_{IN} = 10µF, C_{OUT} = 2.2 µF, V_{ENA} = 5 V, R_{LIM} = 1 k Ω , unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
NPUT SUPPLY (Primary-side. All voltages with respect to GNDP)								
V _{VIN}	Input voltage range	Primary-side input voltage to GNDP	21	24	27	V		
I _{VINQ_OFF}	VIN quiescent current, disabled	V _{ENA} =0 V; V _{VIN} = 21 V - 27 V			700	μA		
I _{VIN_ON_NO_LOAD}	VIN operating current, enabled, No Load	V_{ENA} = 5 V; V_{VIN} = 21 V - 27 V; (VDD – VEE) = 25-V regulating; $I_{\text{VDD}-\text{VEE}}$ = 0 mA			35	mA		
IVIN_ON_FULL_LOAD	VIN operating current, enabled, Full Load	V_{ENA} =5 V; V_{VIN} = 21 V - 27 V; (VDD – VEE) = 25-V regulating; I_{VDD} – $_{\text{VEE}}$ = 60 mA			250	mA		
UVLOP COMPARA	ATOR (Primary-side. All voltages with	respect to GNDP)						
V _{VIN_ANALOG_UVLO} P_RISING	VIN analog undervoltage lockout rising threshold		8	9	10	V		
V _{VIN_} ANALOG_UVLOP_FALL ING	VIN analog undervoltage lockout falling threshold		7	8	9	V		
V _{VIN_UVLOP_RISING}	VIN undervoltage lockout rising threshold		19	20	21	V		
V _{VIN_UVLOP_FALLIN} G	VIN undervoltage lockout falling threshold		17.1	18	18.9	V		

JAJSMY4C – SEPTEMBER 2021 – REVISED DECEMBER 2022



Over operating temperature range (–40 °C ≤ T_J ≤ 150 °C, 21 V ≤ V_{VIN} ≤ 27 V, C_{IN} = 10µF, C_{OUT} = 2.2 µF, V_{ENA} = 5 V, R_{LIM} = 1 k Ω , unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVLO COMPARAT	OR (Primary-side. All voltages with re	espect to GNDP)				
V _{VIN_OVLO_RISE}	VIN overvoltage lockout rising threshold		29.45	31	32.55	V
Vvin_ovlo_falling	VIN overvoltage lockout falling threshold			29	30.45	V
THERMAL SHUTD	OWN COMPARATOR (Primary-side)					
TSHUTP _{PRIMARY_} RISE	Primary-side over-temperature shutdown rising threshold ⁽¹⁾	First time at power-up Tj needs to be < 130 °C to turn on	140	150	160	°C
TSHUTP _{PRIMARY} _	Primary-side over-temperature shutdown hysteresis ⁽¹⁾		15	20	25	°C
ENA INPUT PIN (P	rimary-side. All voltages with respect	to GNDP)			I	
V _{EN_IR}	Input voltage rising threshold, logic HIGH	Rising edge			2.1	V
V _{EN_IF}	Input voltage falling threshold, logic LOW	Falling edge	0.8			V
I _{EN}	Enable Pin Input Current	V _{ENA} = 5.0 V		5	10	μA
PG OPEN-DRAIN	OUTPUT PIN (Primary-side. All voltage	es with respect to GNDP)			I	
V _{PG_OUT_LO}	PG output-low saturation voltage	Sink Current = 5 mA, power good			0.5	V
 І _{РБ_ОUT_НІ}	PG Leakage current	V _{PG} = 5.5 V, power not good			5	μA
F _{SW}	Switching frequency	V _{VIN} = 24 V; V _{ENA} = 5 V; (VDD-VEE) = 25 V	11	13	15	MHz
F _{SSM}	Frequency of Spread Spectrum Modulation (SSM) triangle waveform	Only during primary-side startup starting after VIN > UVLOP, and ENA = HIGH; F _{SS_BURST_P} = 1/8 μs = 125 kHz		90		kHz
SSM Percentage change of F _{CARRIER}	SSM Percent change of carrier frequency during Spread Spectrum Modulation (SSM) by triangle waveform	Only during primary-side startup starting after VIN > UVLOP, and ENA = HIGH; F _{SS_BURST_P} = 1/8 μs = 125 kHz		5		%
t _{SOFT_START_TIME_O} UT	Primary-side soft-start time-out	Timer begins when VIN > UVLOP and ENA = High and reset when Powergood pin indicates Good		16		ms
VDD OUTPUT VOL	TAGE (Secondary-side. All voltages v	with respect to VEE)				
V _{VDD_RANGE}	(VDD – VEE) Output voltage range		18		25	V
Vvdd_dc_accurac Y	(VDD – VEE) Output voltage range 18 (VDD – VEE) Output Secondary-side (VDD – VEE) output voltage DC regulation accuracy voltage, over load, line and temperature range, externally adjust -1.3			1.3	%	
VDD REGULATION	N HYSTERETIC COMPARATOR (Secor	ndary-side. All voltages with respect to	VEE)			
V _{FBVDD_REF}	Feedback regulation reference voltage for (VDD – VEE)	(VDD – VEE) output in regulation	, 2.4675	2.5	2.5325	V
V _{FBVDD_} Hyst	FBVDD Hysteresis comparator hysteresis settings. Hysteresis at the FBVDD pin. [The (VDD-VEE) hysteresis would amplify this FBVDD hysteresis by the feedback resistor divider gain.]		9	10	12.3	mV
COM OUTPUT VO	LTAGE (Secondary-side. All voltages	with respect to VEE)				
V _{VEE_RANGE}	(COM – VEE) Output voltage range		2.5		(VDD – VEE)	V



Over operating temperature range (–40 °C ≤ T_J ≤ 150 °C, 21 V ≤ V_{VIN} ≤ 27 V, C_{IN} = 10µF, C_{OUT} = 2.2 µF, V_{ENA} = 5 V, R_{LIM} = 1 k Ω , unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vvee_dc_accuracy	(COM – VEE) Output voltage DC regulation accuracy	Secondary-side (COM – VEE) output voltage, over load, line and temperature range, externally adjust with external resistor divider	-1.3		1.3	%
COM REGULATIO	N HYSTERETIC COMPARATOR (Second	ndary-side. All voltages with respect to	o VEE)			
V _{FBVEE_REF}	Feedback regulation reference voltage for (COM – VEE)	(COM – VEE) output in regulation	2.4675	2.5	2.5325	V
Vrlim_short_chrg _cmp_rise	RLIM pin Short Charge comparator rising threshold to exit PWM	Rising threshold		0.73		V
t _{RLIM_SHORT_CHRG_}	On-Time during RLIM pin Short Charge PWM mode	RLIM pin < 0.645 V, while FBVEE pin < 2.48 V		1.2		us
t _{RLIM_SHORT_CHRG_}	Off-Time during RLIM pin Short Charge PWM mode	RLIM pin < 0.645 V, while FBVEE pin < 2.48 V		5		us
UVLOS COMPARA	TOR (Secondary-side. All voltages wi	th respect to VEE)			I	
V _{VDD_UVLO_RISE}	(VDD – VEE) undervoltage lockout rising threshold	Voltage at FBVDD		0.9		V
V _{VDD_UVLO_HYST}	(VDD – VEE) undervoltage lockout hysteresis	Voltage at FBVDD		0.2		V
OVLOS COMPARA	TOR (Secondary-side. All voltages with the second s	ith respect to VEE)				
V _{VDD_OVLOS_RISE}	(VDD – VEE) overvoltage lockout rising threshold	Voltage from VDD to VEE, rising	29.45	31	32.55	V
V _{VDD_OVLOS_FALLIN} G	(VDD – VEE) overvoltage lockout falling threshold	Voltage from VDD to VEE, falling	27.55	29	30.45	V
SOFT-START (Sec	ondary-side. All voltages with respec	t to VEE)				
VREF_Voltage_pe r_Steps	Voltage per step	7 Steps of 200mV each, starting from 1.3V and ending at 2.5V.		0.2		V
VREF_Voltage_St art	VREF voltage at Start of secondary- side soft-start	7 Steps of 200mV each, starting from 1.3V and ending at 2.5V.		1.3		V
VREF_Voltage_En d	VREF voltage at End of secondary- side soft-start	7 Steps of 200mV each, starting from 1.3V and ending at 2.5V.		2.5		V
UVP1, (VDD – VEE) UNDER -VOLTAGE PROTECTION CO	OMPARATOR (Secondary-side. All vol	tages with	respect t	o VEE)	
VVDD_UVP_RISE	(VDD – VEE) under-voltage protection rising threshold, $V_{UVP} = V_{REF} \times 90\%$		2.175	2.25	2.35	V
V _{VDD_UVP_HYST}	(VDD – VEE) undervoltage protection hysteresis			20		mV
OVP1, (VDD – VEE) OVER-VOLTAGE PROTECTION CON	IPARATOR (Secondary-side. All voltage	ges with res	spect to V	/EE)	
V _{VDD_OVP_RISE}	(VDD – VEE) over-voltage protection rising threshold, $V_{OVP} = V_{REF} \times 110\%$		2.7	2.75	2.825	V
VVDD_OVP_HYST	(VDD – VEE) overvoltage protection hysteresis			20		mV
UVP2, (COM – VEE	E) UNDER -VOLTAGE PROTECTION C	OMPARATOR (Secondary-side. All vol	tages with	respect t	o VEE)	
V _{VEE_UVP_RISE}	(COM – VEE) under-voltage protection rising threshold, V_{UVP} = $V_{REF} \times 90\%$		2.1	2.25	2.4	V
VVEE_UVP_HYST	(COM – VEE) undervoltage protection hysteresis			20		mV
OVP2, (COM – VE	E) OVER-VOLTAGE PROTECTION COI	MPARATOR (Secondary-side. All volta	ges with re	spect to	VEE)	
VVEE_OVP_RISE	(COM – VEE) over-voltage protection rising threshold, $V_{OVP} = V_{REF} \times 110\%$		2.7	2.75	2.825	V
VVEE_OVP_HYST	(COM – VEE) over-voltage protection hysteresis			20		mV
	OWN COMPARATOR (Secondary-side	\ \				



Over operating temperature range (-40 °C ≤ T_J ≤ 150 °C, 21 V ≤ V_{VIN} ≤ 27 V, C_{IN} = 10µF, C_{OUT} = 2.2 µF, V_{ENA} = 5 V, R_{LIM} = 1 k Ω , unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
TSHUTS _{SECONDAR} Y_RISE	Secondary -side over-temperature shutdown rising threshold ⁽¹⁾	First time at power-up Tj needs to be < 130°C to turnon.	145	150	155	°C			
TSHUTS _{SECONDAR} Y_HYST	Secondary-side over-temperature shutdown hysteresis ⁽¹⁾		15	20	25	°C			
CMTI (Common Mode Transient Immunity)									
CMTI	Common Mode Transient Immunity	Positive VEE with respect to GNDP	150			V/ns			
CMTI	Common Mode Transient Immunity	Negative VEE with respect to GNDP			-150	V/ns			
INTEGRATED TRANSFORMER (Primary-side to Secondary-side)									
N	Transformer effective turns ratio	Secondary side to primary side		1.18		-			

(1) Functionality tested in production. MIN, TYP, MAX ensured by characterization.

6.9 Safety Limiting Values

	PARAMETER	TEST CONDITIONS	MAX	UNIT
I _S	Safety input rms current (VDD-VEE)	$R_{\theta JA} = 52.3 \text{ °C/W}, V_{VIN} = 27 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, P_{OUT} = 2 \text{ W} (1) (2)$	150	mA
		$R_{\theta JA} = 52.3 \text{ °C/W}, V_{VIN} = 21 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, P_{OUT} = 2 \text{ W}^{(1)} (2)$	200	mA
Ps	Safety power dissipation (input power - output power)	$R_{\theta JA} = 52.3 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C} (1) (2)$	2.39	W
Ts	Safety temperature	(1) (2)	150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and PS should not be exceeded. These limits vary with the ambient temperature, T_A.

(2) The junction-to-air thermal resistance, $R_{\theta,JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: $T_J = T_A + R_{q,JA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{\theta,JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.10 Insulation Characteristics






図 6-1. TDDB: Insulation Lifetime Projection for 850 Vrms Working Voltage.

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For basic insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1000 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE basic certification requires additional safety margin of 20% for working voltage and 30% for lifetime which translates into minimum required insulation lifetime of 26 years at a working voltage that's 20% higher than the specified value. The TDDB projection line shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 850 V_{RMS} with a lifetime of 270 years.


6.11 Typical Characteristics








6.11 Typical Characteristics (continued)






6.11 Typical Characteristics (continued)





6.11 Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

UCC14240-Q1 device is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive. The low-profile, low-center of gravity, and low weight provides a higher vibration tolerance than systems using large bulky transformers. The device is easy-to-use and provides flexibility to adjust both positive and negative output voltages as needed when optimizing the gate voltage for maximum efficiency while protecting gate oxide from over-stress with its tight voltage regulation accuracy.

The device integrates a high-efficiency, low-emissions isolated DC/DC converter for powering the gate drive of SiC or IGBT power devices in traction inverter motor drives, industrial motor drives, or other high voltage DC/DC converters. This DC/DC converter provides greater than 1.5 W of power.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The integrated transformer provides power delivery throughout a wide temperature range while maintaining a $3000-V_{RMS}$ isolation, and an $850-V_{RMS}$ continuous working voltage. The low isolation capacitance of the transformer provides high CMTI allowing fast dv/dt switching and higher switching frequencies, while emitting less noise.

The V_{VIN} supply is provided to the primary-side power controller that switches the input stage connected to the integrated transformer. Power is transferred to the secondary-side output stage, and regulated to a level set by the resistor divider connected between the (VDD – VEE) pin and the FBVDD pin with respect to the VEE pin. The output voltage is adjustable with external resistor divider allowing a wide (VDD – VEE) range.

For optimal performance ensure to maintain the V_{VIN} input voltage within the recommended operating voltage range. Do not exceed the absolute maximum voltage rating to avoid over-stressing the input pins.

A fast hysteretic feedback burst control loop monitors (VDD – VEE) and ensures the output voltage is kept within the hysteresis with low overshoots and undershoots during load and line transients. The burst control loop enables efficient operation across full load and allows a wide VOUT adjustability throughout the whole V_{VIN} range. The undervoltage lockout (UVLO) protection monitors the input voltage pin, VIN, with hysteresis and input filter ensuring robust system performance under noisy conditions. The overvoltage lockout (OVLO) protection monitors the input voltage pin, VIN, protects against over-voltage stress by disabling switching and reducing the internal peak voltage. Controlled soft-start timing, provided throughout the full power-up time, limits the peak input inrush current while charging the output capacitor and load.

The UCC14240-Q1 also provides a second output rail, (COM – VEE), that is used as a negative bias for the gate drivers, allowing quicker turn-off switching for the IGBTs, and also to protect from unwanted turn-on during fast switching of SiC devices. (COM – VEE) has a simple, yet fast and efficient bias controller to ensure the positive and negative rails are regulated during the PWM switching. The COM pin can be connected from the source of SiC device or emitter of an IGBT device. An external current limiting resistor allows the designer to program the sink and source current peak according to the needs of the gate drive system.

A fault protection and powergood status pin provides a mechanism for the host controller to monitor the status of the DC/DC converter and provide proper sequencing of power and PWM control signals to the gate driver. Fault protection includes undervoltage, overvoltage, over-temperature shutdown, and a 100 µs isolated channel communication interface watchdog timer.

A typical soft-start ramp-up time is approximately 3 ms, but varies based on input voltage, output voltage, output capacitance, and load. If either output is shorted or over-loaded, the device is not able to power-up within the 16-ms soft-start watch-dog-timer protection time, so the device latches off for protection. The latch can be reset by toggling the ENA pin or powering VIN down and up.




The output load must be kept low until start-up is complete and \overline{PG} pin is low. When powering up, do not apply a heavy load to (VDD – VEE) or (COM – VEE) outputs until the /PG pin has indicated power is good (pulling logic low) to avoid problems providing the power to ramp-up the voltage.

TI recommends to use the \overline{PG} status indicator as a trigger point to start the PWM signal into the gate driver. \overline{PG} output removes any ambiguity as to when the outputs are ready by providing a robust closed loop indication of when both (VDD –VEE) and (COM – VEE) outputs have reached their regulation threshold within ±10%.

Do not allow the host to begin PWM to gate driver until after \overline{PG} goes low. This action typically occurs less than 16 ms after $V_{VIN} > V_{VIN_UVLOP}$ and ENA goes high. The /PG status output indicates the power is good after soft start of (VDD – VEE) and (COM – VEE) and are within ±10% of regulation.

If the host is not monitoring \overline{PG} , then ensure that the host does not begin PWM to gate driver until 20 ms after $V_{VIN} > V_{VIN_UVLOP}$ and ENA goes high to allow enough time for power to be good after soft start of VDD and VEE.



7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Power Stage Operation

The UCC14240-Q1 module uses an active full-bridge inverter on the primary-side and a passive full-bridge rectifier on the secondary-side. The small integrated transformer has a relatively high carrier frequency to reduce the size for integrating into the 36-pin SOIC package. The power stage carrier frequency operates within 10 MHz to 16 MHz. The power stage carrier frequency is determined by input voltage with a feed-forward control: when V_{VIN} is less than 21 V, the frequency is clamped at 16 MHz; when V_{VIN} is higher than 27 V, the frequency is clamped at 10 MHz; when V_{VIN} is between 21 V and 27 V, the frequency reduces gradually from 16 MHz to 10 MHz as V_{VIN} voltage rises. Spread spectrum modulation, SSM, is used to reduce emissions. ZVS operation is maintained to reduce switching power losses.

The UCC14240-Q1 module creates two regulated outputs. It can be configured as a single output converter, VDD to VEE only, or a dual-output converter, VDD to VEE and COM to VEE. Even though the module uses VEE as the reference point to create two positive output voltages, the outputs can use COM as the reference point and become a positive and a negative output.



These two outputs are controlled independently through hysteresis control. Furthermore, the VDD-VEE is the main output, and COM to VEE uses the main output as its input to created a second regulated output voltage.

7.3.1.1 VDD-VEE Voltage Regulation

The VDD-VEE output is the main output of the module. The power stage operation is determined by the sensed VDD-VEE voltage on FBVDD pin. As shown in \boxtimes 7-1, the VDD-VEE voltage is sensed through a voltage divider R_{FBVDD_TOP} and R_{FBVDD_BOT} . When FBVDD voltage stays below the turn-off threshold, roughly 10 mV above the V_{FBVDD_REF} , the power stage operates, delivers power to the secondary side and makes the VDD-VEE output voltage drops because of the load current. After the output voltage drops below the turn-on threshold, roughly 10 mV below the V_{FBVDD_REF} , the power stage is turned on again. With the accurate voltage reference and hysteresis control, the VDD-VEE output voltage can be regulated with high accuracy. To improve the noise immunity, a small capacitor of 330 pF should be added between FBVDD and VEE pins. Excessive capacitor slows down the hysteresis loop and can cause excessive output voltage ripple or even stability issue.




図 7-1. VDD-VEE Voltage Regulation


7.3.1.2 COM-VEE Voltage Regulation


COM-VEE output takes VDD-VEE output as its input and creates a regulated output voltage. It can be considered as an LDO output from VDD-VEE, though the operation principle is not quite the same. Given its input voltage is VDD-VEE, the maximum output voltage from COM to VEE is the voltage between VDD and VEE.

The COM-VEE output regulator stage uses the internal high-side or low-side FETs in series with the external current-limit resistor (R_{LIM}) to charge or discharge the COM-VEE output voltage. The hysteresis control is used to control the switching instance of the two FETs, to achieve an accurately regulated COM-VEE voltage. As shown in \boxtimes 7-2, the COM-VEE output voltage is sensed through the voltage divider R_{FBVEE_TOP} and R_{FBVEE_BOT} on FBVEE pin. TI recommends a 330-pF capacitor on FBVEE pin to filter out the switching frequency noise. When the voltage on FBVEE is below the charging threshold, 20 mV below the V_{FBVEE_REF} , the charging resistor is kept off. COM-VEE output voltage rises. After FBVEE voltage reaches the stop charging threshold, 20 mV above the V_{FBVEE_REF} , the charging resistor is turned off. Output voltage rise stops. When the charging resistor is turned off, the discharge resistor is controlled by another hysteresis controller, based on FBVEE pin voltage, with the same reference voltage V_{FBVEE_REF} , and 20-mV of hysteresis.

The COM-VEE output regulator stage will protect from having the high-side FET stay ON for a long time during a COM to VEE short. This protection feature is implemented by monitoring the RLIM-pin voltage and controlling the high-side FET duty-ratio. When the COM pin voltage is lower than 0.645 V while the FBVEE voltage is below 2.48 V, the hysteretic control of the COM-VEE regulator is overridden by an approximately 20 % duty-ratio control on high-side FET, with a typical on-time of 1.2 µs and off-time of 5 µs in each duty cycle. When the COM pin voltage is higher than 0.73 V, the duty ratio control is disabled and the hysteretic control resumes to normal operation.







7.3.1.3 Power Handling Capability

The maximum power handling capability is determined by both circuit operation and thermal condition. For a given output voltage, the maximum power increases with input voltage before triggering the thermal protection. An over-power-protection (OPP) is implemented to limit maximum output power and reduces power stage RMS current at high input voltage. The OPP is implemented by a feed-forward control from the input voltage to the OPP burst duty cycle (D_{OPP}). The D_{OPP} adds a "baby" burst within the on-time of "Mama" burst from the main feedback loop for the (VDD-VEE) regulation. When the input voltage increases, the D_{OPP} reduces automatically to limit the averaged output power.

At high ambient temperature, the thermal performance determines the maximum power and safe operating area (SOA). A protective thermal shut-down is triggered after overtemperature is detected. The high-efficiency and optimized thermal design for transformer and silicon provide a high power handling capability at high ambient temperature in a small package (2W for 85°C and 1.5 W for 105°C).






図 7-4. Diagram of Over-Power-Protection with baby burst

7.3.2 Output Voltage Soft Start

UCC14240-Q1 power-up diagram of two output rails with soft start is shown in \boxtimes 7-5. After V_{VIN} > V_{VIN_UVLOP} and ENA is pulled high, the soft-start sequence starts with burst duty cycle control with soft duty cycle increment. The burst duty cycle gradually increases from 12.5% to 50% over time by the primary-side control signal (D_{SS_PRI}), so both V_{VDD-VEE} and V_{COM-VEE} increase ratiometrically with a controlled shallow rising slope. When V_{VDD-VEE} is increased above V_{VDD_UVLOS}, there is a sufficient bias voltage for the feedback-loop communication channel, so the burst feedback control on the secondary side takes over. As a result, the D_{SS_PRI} is pulled high and does not affect burst duty cycle anymore. The burst duty cycle is determined by comparing V_{FBVDD} and V_{REF}. V_{REF} increases from 1.1V to 2.5 V with seven increment steps, where each 0.2-V step lasts 128 µs. After V_{VDD-VEE} > V_{VDD_UVP}, /PG is pulled low and the RLIM source-sink regulator for V_{COM-VEE} is enabled. The polarity of source or sink current of RLIM pin is determined by comparing V_{FBVEE} and V_{REF} so as to keep V_{COM-VEE} in tight regulation. The soft-start feature greatly reduces the input inrush current during power-up. In addition, if V_{VDD-VEE} cannot reach to V_{VDD_UVLOS} within 16 ms, then the device shuts down in a safe-state. The 16-ms soft-start time-out protects the module under output short circuit condition before power up.






図 7-5. Output voltage Soft-Start Diagram


7.3.3 ENA and \overline{PG}

The ENA input pin and \overline{PG} output pin on the primary-side use 5-V TTL and 3.3-V LVTTL level logic thresholds.

The active-high enable input (ENA) pin is used to turn-on the isolated DC/DC converter of the module. Either 3.3-V or 5-V logic rails can be used. Maintain the ENA pin voltage below 5.5 V. After ENA pin voltage becomes above the enable threshold VEN_IR, UCC14240-Q1 enables, starts switching, goes through the soft-start process and delivers power to the secondary side. After ENA pin voltage falls below the disable threshold V_{EN} IF, UCC14240-Q1 disables, stops switching.

The ENA pin can also be used to reset the UCC14240-Q1 device after it enters the protection safe-state mode. After a detected fault, the protection logic will latch off and place the device into a safe state. When all the faults are cleared, the ENA-pin can be used to clear the UCC14240-Q1 latch by toggling the ENA pin voltage below $V_{EN_{L}F}$ for longer than 150 µs, then toggling back up to 3.3 V or 5 V. The device will then exit the latch-off mode and we initiate a soft-start. \boxtimes 7-6 illustrates the latch-off reset timing.







The active-low power-good (\overline{PG}) pin is an open-drain output that indicates (short) when the module has no fault and the output voltages are within ±10% of the output voltage regulation setpoints. Connect a pull-up resistor (> 1 k Ω) from \overline{PG} pin to either a 5-V or 3.3-V logic rail. Maintain the \overline{PG} pin voltage below 5.5 V without exceeding its recommended operating voltage. The logic of \overline{PG} pin can be illustrated using \boxtimes 7-7.




図 7-7. PG Pin Logic

7.3.4 Protection Functions

UCC14240-Q1 devices are equipped with a full feature of protection functions, include input undervoltage lockout, overvoltage lockout protections, output undervoltage protection, overvoltage protection, overpower protection, and over-temperature protection. The input undervoltage and overvoltage lockout protections have the auto recovery response. All other protections have the latch-off response. After the latch-off-response protections are triggered, the converter enters a latch off state, stops switching until the latch is reset by either toggling the ENA pin Off then On, or by lowering the V_{VIN} voltage below the V_{VIN_ANALOG_UVLOP_FALLING} threshold, and then above the V_{VIN_UVLOP_RISING} threshold.



7.3.4.1 Input Undervoltage Lockout

UCC14240-Q1 can take wide input voltage range, from 21 V to 27 V. When the input voltage becomes too low, the output either cannot be regulated due to the transformer turns ratio limitation, or the converter operates with too much current stress. Either way, the converter must shut down to protect the system.

The UCC14240-Q1 enters input undervoltage lockout when V_{VIN} voltage becomes lower than the UVLO threshold $V_{VIN_UVLOP_FALLING}$. In UVLO mode, the converter stops switching. After VIN pin voltage becomes lower than the VIN analog undervoltage lockout falling threshold $V_{VIN_VULOP_FALLING}$, UCC14240-Q1 resets all the protections. After that, after the V_{VIN} voltage becomes above the UVLO threshold $V_{VIN_UVLOP_FALLING}$, the converter is enabled. Depending on the ENA pin voltage, the converter can start switching, go through the soft-start process, or in the disable mode, waiting for ENA pin voltage becomes high.

7.3.4.2 Input Overvoltage Lockout

The input overvoltage lockout protection is used to protect the UCC14240-Q1 devices from overvoltage damage. It has an auto-recovery response. When the V_{VIN} pin voltage becomes higher than the input overvoltage lockout threshold $V_{VIN_OVLO_RISE}$, switching stops, converter stops sending energy to the secondary side. After input overvoltage lockout protection, after V_{VIN} pin voltage drop below the recovery threshold $V_{VIN_OVLO_FALLING}$, depending on the ENA pin voltage status, the converter can either resuming operation, go through the full soft-start process, or in the disabled mode, wait for ENA pin becomes high. The input overvoltage lockout does not reset other latch-off protections.

7.3.4.3 Output Overvoltage Protection

The UCC14240-Q1 devices sense the output voltage through FBVDD and FBVEE pins to control the output voltage. To prevent the output voltage becomes too high, damages the load or UCC14240-Q1 device itself, the UCC14240-Q1 devices are equipped with the output overvoltage protection. There are two levels of overvoltage protection, based on the feedback pin voltage, and the output voltage.

During the normal operation, because of load transient, or load unbalancing between two outputs, the output voltages can exceed its regulation level. Based on the pin voltages on FBVDD and FBVEE, after the voltage exceeds the threshold, $V_{VDD_OVP_RISE}$, or $V_{VEE_OVP_RISE}$ (10% above the target regulation voltage), the converter stops switching immediately.

In rare cases, the voltage divider becomes malfunction and gives the wrong output voltage information. In turn, the control loop can regulate the output voltages at a wrong voltage level. The UCC14240-Q1 device is also equipped with a fail-safe overvoltage protection. After the VDD-VEE voltage becomes higher than the overvoltage protection threshold $V_{VDD_OVLOS_RISE}$, the converter shuts down immediately. This fail-safe protection level is set at 31 V. It is meant to protect UCC14240-Q1 devices, instead of the load. The design must ensure the voltage feedback divider normal operation at all conditions.

The output overvoltage protections have the latch-off response.

7.3.4.4 Overpower Protection

The Over Power Protection, OPP, limits the maximum average output power. When the output is overloaded, it is important to shutdown the module to prevent it from further damage, or propagating the fault into other portion of the entire system. Given the extremely high switching frequency, it is not practical to implement the traditional cycle-by-cycle current limit. Instead, the UCC14240-Q1 device relies on the Over Power Protection (OPP) working together with the output undervoltage protection.

As discussed in Power Handling Capability, with the input voltage feedforward, and the "baby" burst duty cycle adjustment, the maximum power delivery capability of the UCC14240-Q1 is well controlled. The impact of OPP on the relationship between Vin and maximum output power is shown in \boxtimes 7-8.




図 7-8. Maximum Output Power Under Different Input Voltage Condition

When the load exceeds the maximum power delivery capability, the output voltage starts to droop. When the output voltage falls below the Under Voltage Protection threshold, the output undervoltage protection is triggered and the parts latches off into a safe state.

7.3.4.4.1 Output Undervoltage Protection

The output voltage under voltage protection is based on the FBVDD and FBVEE pin voltages. When the FBVDD pin voltage becomes lower than its UVP threshold $V_{VDD_UVP_FALL}$, or the FBVEE pin voltage becomes lower than its UVP threshold $V_{VEE_UVP_FALL}$, the undervoltage protection is activated. The UCC14240-Q1 stops switching, and the PG pin becomes open.

During soft start, the output voltages rise from zero. Both FBVDD and FBVEE pin voltage are below the UVP thresholds. The UVP is disabled during the soft start. If the pin voltage cannot reach the UVP recovery thresholds ($V_{VDD_UVP_RISE}$, $V_{VEE_UVP_RISE}$) after the soft start completes, undervoltage protection is activated. The UCC14240-Q1 stops switching, and the PG pin becomes open.

The undervoltage protection has a latched-off response. After it is activated, the latch-off state can be cleared by recycling V_{VIN} . Toggling ENA pin can also reset the latch-off state. Refer to ENA and \overrightarrow{PG} for details.

7.3.4.5 Overtemperature Protection

UCC14240-Q1 integrates the primary-side, secondary-side power stages, as well as the isolation transformer. The power loss caused by the power conversion causes the module temperature higher than the ambient temperature. To ensure the safe operation of the power module, the UCC14240-Q1 device is equipped with over-temperature protection. Both the primary-side power stage, and the secondary-side power stage temperatures are sensed and compared with the over-temperature protection threshold. If the primary-side power stage temperature becomes higher than TSHUTP_{PRIMARY_RISE}, or the secondary-side power stage temperature becomes higher than TSHUTS_{SECONDARY_RISE}, the module enters over-temperature protection mode. The module stops switching; \overline{PG} pin becomes open. After protection, the module enters latch-off mode. When the power stage temperature drops below the over-temperature recovery threshold, recycling V_{VIN}, or toggling ENA pin voltage brings the model out of latch-off mode. Depending on ENA pin voltage, the module either starts switching, delivering power to the secondary side, or in the standby mode waiting for ENA pin voltage becomes high.

7.4 Device Functional Modes

Depending on the input and output conditions, ENA pin voltage, as well as the device temperature, the UCC14240-Q1 operates in one of the below operation modes.

1. Disable mode. In this mode, the module is off, but waiting for ENA pin becoming high to start operate.



- 2. Soft-start mode. In this mode, the module starts to deliver power to the secondary side. The primary-side operation duty cycle and secondary-side references are raised gradually to reduce the stress to the module.
- 3. Normal operation mode. In this mode, the module operates normally, delivers power to the secondary side.
- 4. Protection mode, auto-recovery. In this mode, the module is off, due to the input UVLO or OVLO protection. After the input voltage fault is cleared, depending on the ENA pin voltage condition, it either becomes disabled mode if the ENA pin voltage is low, or it goes through soft-start mode to the normal operation mode.
- 5. Protection mode, latched-off. In this mode, the module is off, due to other protections. The module remains off even the fault causing the protection is cleared. Recycling V_{VIN} operation must ensure the input voltage goes below the analog UVLO falling threshold (V_{VIN_ANALOG_UVLOP_FALLING}) first to reset the latch-off state, or the ENA pin is toggled Low (OFF) then High (ON).

表 7-1 lists the supply functional modes for this device. The ENA pin has an internal weak pull-down resistance to ground, but TI does not recommend leaving this pin open.

		Operation Mode						
V _{VIN}	ENA	FAULT	FAULT V _(VDD - VEE) V _{(COM} Isolated Output1 Isolated		PG Open Drain			
V _{VIN} < V _{VIN_UVLOP_RISING}	х	х	OFF	OFF	High	Protection mode, auto-recovery		
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	LOW	х	OFF	OFF	High	Disable mode		
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	HIGH	NO FAULT	Regulating at Setpoint	Regulating at Setpoint	Low	Normal operation		
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	HIGH	YES FAULT	OFF	OFF	High	Protection mode, latched-off		
$V_{VIN} > V_{VIN_OVLO_RISING}$	х	х	OFF	OFF	High	Protection mode, auto-recovery		

表 7-1. Device Functional Modes



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCC14240-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

8.2 Typical Application

The following figures show the typical application schematics for the UCC14240-Q1 device configurations supplying an isolated load.




図 8-1. Dual Adjustable Output Configuration






図 8-2. Single Adjustable Output Configuration

8.2.1 Design Requirements

Designing with the UCC14240-Q1 module is simple. First, choose single output or dual output. Determine the voltage for each output and then set the regulation through resistor dividers. The gate charge of the power device determines the amount of output decoupling capacitance needed at the gate driver input. Calculate the RLIM resistor value for regulating the (COM – VEE) voltage rail for a dual output. Finally, add the recommended input and output capacitors according to the procedure below.

8.2.2 Detailed Design Procedure

Place ceramic decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitors between pins 6 to 7 (VIN) and pins 8 to 9 (GNDP). For the isolated output supply, (VDD – VEE), place the capacitors between pins 28 to 29 (VDD) and pins 30 to 31 (VEE). For the isolated output supply, (COM – VEE), place an RLIM resistor between the RLIM pin and the gate driver COM supply input. Also place decoupling capacitors at the gate driver supply pins (COM and VEE) and at gate driver supply pins (VDD and VEE) with values according to the following component calculation sections. These locations are of particular importance to all the decoupling capacitors because the capacitors supply the transient current associated with the fast switching waveforms of the power drive circuits. Ensure the capacitor dielectric material is compatible with the target application temperature.

8.2.2.1 Capacitor Selection

The UCC14240-Q1 device creates an isolated output VDD-VEE as its main output. The device also creates a second output COM-VEE, using VDD-VEE as its power source. Because both outputs are isolated from the

input, and sharing VEE as the common reference point, the UCC14240-Q1 outputs can be configured as dualoutput two-positive, dual-output two-negative, or dual-output one-positive and one-negative. UCC14240-Q1 output can also be used as a single positive output or single negative output.

When the module is configured as dual-output, one-positive output, one-negative output; it is very important to properly select the output capacitor ratios C_{OUT2} and C_{OUT3} to optimize the regulation and avoid causing an over-voltage or under-voltage fault.

CAPACITOR	VALUE (µF)	NOTES
C _{IN}	10 + 0.1	Place a 10-μF and a 0.1-μF high-frequency decoupling capacitor in parallel close to VIN pins. A capacitance greater than 10uF can be used to reduce the voltage ripple when the series impedance from the voltage source to the VIN pins is large.Optionally, connect a 330pF 0402 size high-frequency bypass ceramic capacitor close to analog VIN PIN 6 and GNDP PIN 5 when the input voltage ripple is large enough to interfere with the internal input voltage sense signal and the normal startup operation.For extreme input ripple voltage cases, connect a 4.75-ohm filter resistor to power input, PIN7, and connect a 10-μF ceramic capacitor from analog VIN PIN 6, to power analog GNDP.In most cases, the RC input filter is not needed. If the filter resistor is not placed, make sure both PIN 6 and PIN 7 are connected to input voltage.
C _{OUT1}	2.2 + 0.1	Add a 2.2- μ F and a 0.1- μ F capacitor for high-frequency decoupling of (VDD – VEE). Place close to the VDD and VEE pins. A capacitance greater than 2.2 μ F can be used to reduce the output voltage ripple.
C _{OUT2}	See below	Bulk charge, decoupling output capacitors are required at the gate driver pins. The C _{OUT2} and C _{OUT3} capacitance ratio is important to optimize the dual output voltage divider accuracy
C _{OUT3}	See below	during charge or discharge switching cycles.

表 8-1. Calculated Capacitor Values

The selection of C_{OUT2} and C_{OUT3} is based on the gate charge requirement for the gate driver load, the charge balancing during the start-up, and the expected maximum current loading.

During the startup, the ratio between C_{OUT2} and C_{OUT3} must be equal to the ratio between (COM-VEE) and (VDD-COM) and offset by the loading current from VDD-COM and COM-VEE, to allow both COM to VEE and VDD to VEE voltages reaches steady state at the same time, as shown in $\neq 1$.

First calculate the C_{OUT2} value based on the Gate charge of the power device $Q_{G_{Total}}$, whether IGBT or SiC power MOSFET, and the percent of voltage droop wanted during the turn-on of the gate with respect to the positive gate voltage applied, VDD to COM.

$$C_{OUT2} = \frac{Q_{G_Total}}{\left(\frac{Percent_Cdroop}{100}\right) \times (V_{VDD} - COM)}$$
(1)

where

• Q_{G Total} is the total gate charge of the power switch

Then calculate the C_{OUT3} value based on the output voltage ratios, the load current expected, and the variation of the output capacitors.

$$C_{OUT3} = \frac{C_{OUT2} \times (V_{VDD} - COM) \times (I_{MAX}POWER - I(COM - VEE))}{(V_{COM} - VEE) \times (I_{MAX}POWER - I(VDD - COM))}$$
(2)

where the load $I_{VDD-COM}$ and $I_{COM-VEE}$ are the load currents respectively, and the I_{MAX_POWER} is the SOA Maximum Power (P_{MAX_SOA}) divided by the $V_{VDD-VEE}$ output voltage.

$$I_{(VDD-COM)} = I_{Q_Driver_VDD-COM} + I_{Other_load_VDD-COM}$$
(3)



 $I_{(COM - VEE)} = I_{Q_Driver_COM - VEE} + I_{Other_load_COM - VEE}$

where

- I_(VDD-COM) is the total current from VDD to COM, excluding average gate drive current.
- I_(COM-VEE) is the total current from COM to VEE, excluding average gate drive current.
- I_{Q_DRIVER_VDD-COM} is the maximum quiescent current of the gate driver from (VDD COM), and any current pulled from VDD by external logic must be included.
- I_{Q DRIVER COM-VEE} is the maximum quiescent current of the gate driver from (COM VEE),
- I_{Other load VDD-COM} is the maximum current pulled from VDD to COM by external logic.
- I_{Other load COM-VEE} is the maximum current pulled from COM to VEE by external logic.

and

$$I_{POWER} = \frac{P_{MAX}}{V_{VDD} - VEE}$$
(5)

The approximate P_{MAX} value can be extracted from the provided SOA curves at the respective ambient temperature.

Calculate C_{OUT3} using worst case capacitor values based on expected variation, $C_{OUT3_maximum}$, and $C_{OUT3_Minimum}$. This action makes sure the capacitor ratio tends to push the COM-VEE voltage to a slightly lower value than the target regulation value during startup.

注

 C_{OUT2} and C_{OUT3} are the total capacitance on the VDD and VEE outputs. They include the capacitors from both the isolated bias supply and the gate driver circuit.

The sizes of C_{OUT2} and C_{OUT3} are determined by the gate driver load gate charge and ripple voltage requirement. C_{OUT1} can then be used to reduce the total ripple voltage and to soften the start-up time.



8.2.2.2 R_{LIM} Resistor Selection

When the module is configured as dual-positive or dual-negative outputs, the RLIM resistor is a true current limiting resistor. Set up the RLIM resistor value as the maximum load current needed for $V_{COM-VEE}$, using $\neq 6$. I_{VOUT2 max} is the maximum load current for V_{COM-VEE} output.

$$R_{LIM} = \frac{V_{COM} - VEE}{I(VDD - COM)_{max}} - R_{LIM_{INT}}$$
(6)


 $R_{LIM INT}$ is the internal switch resistance value of 30 Ω typical.

For isolated gate driver applications, one positive and one negative outputs are needed. In this case, VDD-VEE is the total output voltage, and the middle point becomes the reference point. Because the total voltage between VDD and VEE is always regulated through the FBVDD feedback, the RLIM pin only must regulate the middle point voltage so that it can give the correct positive and negative voltages. The RLIM control is achieved through FBVEE pin as described in COM-VEE Voltage Regulation.

Based on Capacitor Selection, when selecting the output capacitor ratio proportional to the voltage ratio, the capacitors form a voltage divider. The middle point voltage must naturally give the correct positive and negative voltages. At the same time, for the gate driver circuit, the gate charge pulled out from the positive rail capacitor during turn-on is fed back to the negative rail capacitor during turn-off, the two output rail load must always be balanced. However, due to the gate driver circuit quiescent current unbalancing, and the two-rail capacitance tolerances, the middle point voltage can move away with time. The RLIM pin provides an opposite current to keep the middle point voltage at the correct level.

As illustrated in \boxtimes 8-3 (a), without considering the gate charge, the gate driver circuit quiescent current loads the positive rail and negative rail differently. The net current shows up as a DC offset current to the middle point.

As illustrated in 🗵 8-3 (b), every time the gate driver circuit turns-on the main power switch, it pulls the charge out of the positive and negative rail output capacitors. When the module power stage provides energy to the secondary side, refreshing those capacitors, the same charge is fed into both capacitors. If the capacitor values are perfect, the voltage rise in the capacitors will be proportional. The positive and negative voltages would not change. However, due to the capacitor tolerances, the capacitor values are not perfectly matched. The voltages will rise at different ratios with the smaller capacitor rising faster. Over time, the middle point voltage, COM, would pull to a different value. A load across one of the capacitors will pull towards a voltage imbalance. The RLIM function counteract the voltage imbalance and bring the COM voltage back into regulation.



(a) Load current unbalancing

(b) Capacitance unbalancing

図 8-3. Source of voltage unbalancing

Considering these two effects, the RLIM must provide enough current to compensate this offset current. The RLIM must be low enough to provide enough current, but not too low otherwise the middle point voltage is corrected at each turn on and turn off edge of the gate driver and excessive power loss is generated.

The R_{LIM} resistor chosen can provide enough current for the load using the following equations, whichever has lower R_{LIM} value. \ddagger 7 shows source current due to capacitor variation and gate driver quiescent current (I_Q). \ddagger 8 shows sink current due to capacitor variation and I_Q.

R _{LIM_MAX}		(7)
_	(VDD – COM)	
$- \left[\frac{C_{OUT3} \times (1 - \Delta C_{OUT3})}{C_{OUT2} \times (1 - \Delta C_{OUT2}) + C_{OUT3} \times (1 - \Delta C_{OUT3})} - \right]$	$-\frac{C_{OUT3}}{C_{OUT2} + C_{OUT3}} \right] \times Q_{G_{Total}} \times f_{SW} + (I_{(COM - VEE)} - I_{(VDD - COM)})$	
- R _{LIM_INT}		
R _{LIM_MAX}		(8)
_	(VEE – COM)	
$= \left[\frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2})} - \frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT$	$-\frac{C_{OUT2}}{C_{OUT2} + C_{OUT3}} \times Q_{G_{Total}} \times f_{SW} + (I_{(COM - VEE)} - I_{(VDD - COM)})$	
$\overline{C_{OUT2} \times (1 - \Delta C_{OUT2}) + C_{OUT3} \times (1 - \Delta C_{OUT3})}$	$\frac{1}{C_{OUT2} + C_{OUT3}} \times Q_{G_{Total} \times ISW} + (I(COM - VEE) - I(VDD - COM))$	

- R_{LIM_INT}

Select RLIM value to be the lowest of either 1) the RLIM needed for capacitor imbalance and the load, or 2) the RLIM needed to respond to a 10% overshoot of V_{COM-VEE} within 1.5 ms with the given load current.

$$R_{LIM_MAX_for_overshoot} = \frac{V_{COM-VEE}}{\left(C_{OUT3_max} \times \frac{0.10 \times V_{VDD} - COM}{1.5 ms}\right) + \left(I_{(VDD-COM)} - I_{(COM-VEE)}\right)} - R_{LIM_INT}$$
(9)

where


- $Q_{G_{Total}}$ is the total gate charge of power switch.
- f_{SW} is the switching frequency of gate drive load.

R_{LIM} value determines response time of (COM – VEE) regulation. Too low an R_{LIM} value can cause oscillation and can overload (VDD - VEE). Too high an RLIM value can give offset errors, due to slow response. If RLIM is greater than above calculations, then there is not enough current available to replenish the charge to the output capacitors, causing a charge imbalance where the voltage is not able to maintain regulation, and eventually exceeds the OVP2 or UVP2 FAULT thresholds and shutting down the device for protection. Choose RLIM value to be 10% less than the smaller value of the two calculated results.




8.2.3 Application Curves

The PMP23223 is a reference design that pairs the complementary UCC14240-Q1 isolated DC/DC power module with the UCC21732-Q1 isolated gate driver for a SiC power MOSFET or IGBT power module. The following waveforms show the controlled soft start for both positive and negative rails. Also shown, is the fast and highly accurate voltage regulation during gate driver switching from 1 kHz to 35 kHz. See PMP23223 reference design test report for more details.







8.3 System Examples

The UCC14240-Q1 module is designed to allow a microcontroller host to enable it with the ENA pin for proper system sequencing. The \overline{PG} output also allows the host to monitor the status of the module. The /PG pin goes low when there are no faults and the output voltage is within ±10% of the set target output voltage. The output voltage is meant to power a gate driver for either IGBT or SiC FET power device. The host can start sending PWM control to the gate driver after the \overline{PG} pin goes low to ensure proper sequencing. Shown below is the system diagram for the dual-output configuration and a system diagram for the single output configuration.





図 8-11. Dual Output System Configuration





8-12. Single Output System Configuration

8.4 Power Supply Recommendations

The recommended input supply voltage (V_{VIN}) for UCC14240-Q1 is between 21 V and 27 V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Local bypass capacitors must be placed between the VIN and GNDP pins at the input; between VDD and VEE at the isolated output supply; and COM and VEE at the lower voltage output supply. TI recommends low ESR, ceramic surface mount capacitors. TI further suggests placing two such capacitors: one with a value of 2.2 μ F for supply bypassing and an additional 0.1- μ F capacitor in parallel for high frequency filtering. The input supply must have an appropriate current rating to support output load required by the end application.

8.5 Layout

8.5.1 Layout Guidelines

The UCC14240-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Follow these guidelines for proper PCB layout to achieve optimum performance.

Place decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitors between pin 7 (power VIN) and pins 8–18 (power GNDP), and place the capacitors between pin 6 (analog VIN) and pins 1, 2, and 5 (analog GNDP). For the isolated output supply, place the capacitors between pin 28, 29 (VDD) and pins 19–25, 30–31, 35–36 (VEE). This location is of particular importance to the input decoupling capacitor because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

The capacitors between pin 6 (analog VIN) and pins 1, 2, and 5 (analog GNDP) are optional and recommended.

- Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on GNDP and VEE pins for best heat-sinking.
- If space and layer count allow, TI recommends to connect the VIN, GNDP, VDD, and VEE pins to internal ground or power planes through multiple vias. Alternatively, make the traces that are connected to these pins as wide as possible to minimize losses.
- Minimize capacitive coupling between the RLIM pin and the FBVEE pin by separating the traces while routing, and if possible use a via near the FBVEE pin to route the feedback connection through a different layer.



- A minimum of four layers is recommended to accomplish a good thermal PCB design. Inner layers can be used to create a high-frequency bypass capacitor between GNDP and VEE, which in turn mitigates radiated emissions.
- Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (VEE) on the outer layers of the PCB. The effective creepage and clearance of the system is reduced if the two ground planes have a lower spacing than that of the UCC1413x-Q1 package.
- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC14240-Q1 module.

8.5.2 Layout Example

The layout example shown in the following figures is from the evaluation board UCC14240-Q1EVM, UCC14240EVM-052, and based on the \boxtimes 8-1 design.




図 8-13. UCC14240-Q1EVM, PCB Top Layer, Assembly






図 8-14. UCC14240-Q1EVM, Signal Layer 2 (Same as Layer 3)




図 8-15. UCC14240-Q1EVM, Signal Layer 3 (Same as Layer 2)






図 8-16. UCC14240-Q1EVM, PCB Bottom Layer, Assembly (Mirrored View)



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Using the UCC14240EVM-052 for Biasing Traction Inverter Gate Driver ICs Requiring Single, Positive or Dual, Positive/Negative Bias Power user's guide
- Texas Instruments, Isolation Glossary

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCC14240QDWNRQ1	Active	Production	SO-MOD (DWN) 36	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC14240-Q1
UCC14240QDWNRQ1.A	Active	Production	SO-MOD (DWN) 36	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC14240-Q1
UCC14240QDWNRQ1.B	Active	Production	SO-MOD (DWN) 36	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC14240-Q1

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC14240QDWNRQ1	SO-MOD	DWN	36	750	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC14240QDWNRQ1	SO-MOD	DWN	36	750	350.0	350.0	43.0

DWN0036A

PACKAGE OUTLINE

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




EXAMPLE BOARD LAYOUT

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated