













UC1843B-SP

JAJSH61A - APRIL 2019-REVISED SEPTEMBER 2019

UC1843B-SP QML Class V、放射線耐性の強化された電流モード PWM コントローラ

1 特長

- QML class V (QMLV) 認定済み、SMD 5962-86704
- 5962R8670412VYC
 - 吸収線量 (TID) 100krad(Si) までの放射線耐性 保証 (RHA)
- オフラインおよび DC-DC コンバータ用に最適化
- 低いスタートアップ電流 (0.5mA 未満)
- トリムされた発振器放電電流
- 自動的なフィードフォワード補償
- パルス単位の電流制限
- 拡張された負荷応答特性
- ヒステリシス付きの低電圧誤動作防止 (UVLO)
- ダブル・パルス抑制
- 大電流トーテムポール出力
- 内部トリム付きのバンドギャップ参照
- 500kHz での動作
- 低 R₀ のエラー・アンプ

2 アプリケーション

- DC/DC コンバータ
- 各種のトポロジをサポート
 - フライバック、フォワード、降圧、昇圧
 - 外部インターフェイス回路付きのプッシュプル、 ハーフブリッジ、フルブリッジ
- 軍事用温度範囲 (-55°C~125°C) で利用可能

3 概要


UC1843B-SP 制御 IC は、UC1843A-SP とピン互換の、放射線耐性が強化されたバージョンです。このデバイスは、電流モード・スイッチング・モード電源のコントロールに必要な特性を提供し、機能が拡張されています。スタートアップ電流は0.5mA未満に規定され、発振器放電は8.3mAにトリムされています。UVLO時には、5V以上のV_{CC}について、出力ステージは1.2V未満で最低10mAをシンクします。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
UC1843B-SP	CFP/HKU (10)	6.48mm×7.02mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。

概略回路図





目次

1	特長1	7.4 Device Functional Modes	13
2	アプリケーション	8 Application and Implementation	
3	概要1	8.1 Application Information	
4	改訂履歴	8.2 Typical Application	
5	Pin Configuration and Functions	9 Power Supply Recommendations	21
6	Specifications4	10 Layout	21
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines	21
	6.2 ESD Ratings	10.2 Layout Example	22
	6.3 Recommended Operating Conditions	11 デバイスおよびドキュメントのサポート	23
	6.4 Thermal Information4	11.1 ドキュメントの更新通知を受け取る方法	23
	6.5 Electrical Characteristics5	11.2 コミュニティ・リソース	23
	6.6 Typical Characteristics	11.3 商標	23
7	Detailed Description 7	11.4 静電気放電に関する注意事項	23
	7.1 Overview	11.5 Glossary	23
	7.2 Functional Block Diagram 7	12 メカニカル、パッケージ、および注文情報	23
	7.3 Feature Description 7		


4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

20	019年4月発行のものから更新	Page
•	Changed the package image in the Pin Configuration and Functions	3
•	Changed <10 mA To: <17 mA in Figure 6	10



5 Pin Configuration and Functions



Pin Functions

	PIN				
NAME NO.		I/O	DESCRIPTION		
Comp	1	I	Error amplifier output.		
V _{FB}	2	I	Voltage feedback input to error amplifier.		
I _{SENSE}	3	I	Current sense comparator input pin.		
R _T /C _T	4	I	RC time constant input to oscillator.		
NC	5, 6	_	No connect.		
Gnd	7	_	Ground.		
Output	8	0	Regulated output.		
V _{CC}	9	_	Unregulated supply voltage.		
V _{REF}	10	0	5-V internally generated reference.		



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

over operating free-air temperature (unless otherwise noted)

		MIN MA	χU	UNIT
V_{CC}	Supply voltage, low-impedance source ⁽³⁾	;	30	V
V_{I}	Input voltage (V _{FB} , I _{SENSE})	-0.3	.3	V
	Supply current	Self limiting		
Io	Output current	=	<u>-</u> 1	Α
	Error amplifier output sink current		0	mA
	Output energy (capacitive load)		5	μJ
P_{D}	Power dissipation (T _A = 25°C)		1	W
T _{lead}	Lead temperature (soldering, 10 s)	30	00	°C
T _{stg}	Storage temperature	-65 1s	50	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range ($T_A = T_J = -55$ °C to 125°C), unless otherwise noted

		MIN	MAX	UNIT
V_{CC}	Supply voltage	12	25	V
	Sink/source output current (continuous or time average)	0	200	mA
	Reference load current	0	20	mA

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	UC1843B-SP HKU (CFP) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.9	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	6.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.42	°C/W
ΨЈВ	Junction-to-board characterization parameter	31	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltages are with respect to ground. Currents are positive in, negative out of the specified terminal.

⁽³⁾ Current limiting this input will allow for higher supply voltages.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $V_{CC} = 15 \text{ V}^{(1)}$, $R_T = 10 \text{ k}\Omega$, $C_T = 3.3 \text{ nF}$, $T_A = T_J = -55^{\circ}\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	TEST	TEST CONDITIONS			MAX	UNIT
REFERENCE	,					
Output voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$		4.85	5	5.1	V
Line regulation	$V_{IN} = 12 \text{ to } 25 \text{ V}$			6	20	mV
Load regulation	$I_O = 1$ to 20 mA				25	mV
Temperature stability ⁽²⁾⁽³⁾					0.4	mV/°C
Total output variation (2)	Over line, load, and te	Over line, load, and temperature			5.1	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz, T	10 Hz ≤ f ≤ 10 kHz, T _J = 25°C				μV
Long-term stability	1000 hours, T _A = 125°	1000 hours, $T_A = 125^{\circ}C^{(2)}$		5	25	mV
Short-circuit output current				-100	-180	mA
OSCILLATOR						
Initial accuracy	$T_J = 25^{\circ}C^{(4)}$		47	52	57	kHz
Voltage stability	V _{CC} = 12 to 25 V			0.2%	1%	
Temperature stability	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C^{(2)}$	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C^{(2)}$				
Amplitude peak-to-peak	V pin 4 ⁽²⁾			1.7		V
Dischause sument	V pin 4 = 2 V ⁽⁵⁾	T _J = 25°C	7.8	8.3	8.8	A
Discharge current	v pin 4 = 2 v (e)	$T_J = \text{Full range}$			8.8	mA
ERROR AMPLIFIER			Ÿ			
Input voltage	$V_{Comp} = 2.5 V$		2.45	2.50	2.55	V
Input bias current				-0.3	-1	μΑ
Open-loop voltage gain	$V_O = 2 \text{ to } 4 \text{ V}$		65	90		dB
Unity-gain bandwidth	$T_J = 25^{\circ}C^{(2)}$		0.7	1		MHz
PSRR	$V_{CC} = 12 \text{ to } 25 \text{ V}$		60	70		dB
Output sink current	$V_{FB} = 2.7 \text{ V}, V_{Comp} = 1$	I.1 V	2	6		mA
Output source current	$V_{FB} = 2.3 \text{ V}, V_{Comp} = 5$	5 V	-0.5	-0.8		mA
High-level output voltage	$V_{FB} = 2.3 \text{ V}, R_L = 15 \text{ k}$	Ω to ground	5	6		٧
Low-level output voltage	$V_{FB} = 2.7 \text{ V}, R_L = 15 \text{ k}$	$Ω$ to V_{REF}		0.7	1.1	٧
CURRENT SENSE			·			
Gain ⁽⁶⁾⁽⁷⁾			2.85	3	3.15	V/V
Maximum input signal	$V_{Comp} = 5 V^{(6)}$		0.9	1	1.1	V
PSRR	$V_{CC} = 12 \text{ to } 25 \text{ V}^{(6)}$			70		dB
Input bias current				-2	-10	μА
Delay to output	$V_{ISENSE} = 0$ to 2 $V^{(2)}$			150	300	ns

- (1) Adjust V_{CC} above the start threshold before setting at 15 V.
- (2) Parameters ensured by design and/or characterization, if not production tested.
- (3) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

 Temperature Stability = V_{REF} (max) V_{REF} (min) / T_J (max) T_J (min). V_{REF} (max) and V_{REF} (min) are the maximum and minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.
- (4) Output frequency equals oscillator frequency.
- (5) This parameter is measured with $R_T = 10 \text{ k}\Omega$ to V_{REF} . This contributes approximately 300 μ A of current to the measurement. The total current flowing into the R_T or C_T pin will be approximately 300 μ A higher than the measured value.
- (6) Parameter measured at trip point of latch with V_{FB} = 0 V.
- (7) Gain defined as: $G = \Delta V_{Comp} / \Delta V_{ISENSE}$; $V_{ISENSE} = 0$ to 0.8 V.



Electrical Characteristics (continued)

 V_{CC} = 15 $V^{(1)}$, R_T = 10 k Ω , C_T = 3.3 nF, T_A = T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					
Output low-level voltage	I _{SINK} = 20 mA		0.1	0.4	V
Output low-level voltage	I _{SINK} = 200 mA		1.5	2.2	V
Output high-level voltage	$I_{SOURCE} = -20 \text{ mA}$	13	13.5		V
Output high-level voltage	$I_{SOURCE} = -200 \text{ mA}$	12	13.5		V
Rise time	$C_L = 1 \text{ nF, } T_J = 25^{\circ}C^{(2)}$		50	150	ns
Fall time	$C_L = 1 \text{ nF, } T_J = 25^{\circ}C^{(2)}$		50	150	ns
UVLO saturation	$V_{CC} = 5 \text{ V}, I_{SINK} = 10 \text{ mA}$		0.7	1.2	V
UNDERVOLTAGE LOCKOUT					
Start threshold		7.8	8.4	9	V
Minimum operation voltage after turnon		7	7.6	8.2	V
PWM					
Maximum duty cycle		94%	96%	100%	
Minimum duty cycle				0%	
TOTAL STANDBY CURRENT					
Start-up current			0.3	0.5	mA
Operating supply current	V _{FB} = V _{ISENSE} = 0 V		11	17	mA
V _{CC} Zener voltage	I _{CC} = 25 mA	30	34		V

6.6 Typical Characteristics




Figure 1. Output Saturation Characteristics




7 Detailed Description

7.1 Overview

The UC1843B-SP control IC is a pin-for-pin compatible improved version of the UC1843A-SP. Providing the necessary characteristics to control current-mode switched-mode power supplies, this device has improved features. Start-up current is specified to be less than 0.5 mA and oscillator discharge is trimmed to 8.3 mA. During UVLO, the output stage can sink at least 10 mA at less than 1.2 V for V_{CC} over 5 V.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

UC1843B-SP is a current mode controller, used to support various topologies such as forward, flyback, buck, and boost. Using an external interface circuit will also support half-bridge, full-bridge, and push-pull configurations.

Figure 2 shows the two-loop current-mode control system. A clock signal initiates power pulses at a fixed frequency. The termination of each pulse occurs when an analog of the inductor current reaches a threshold established by the error signal. In this way, the error signal actually controls peak inductor current. This contrasts with voltage control in which the error signal directly controls pulse width without regard to inductor current.

Several performance advantages result from the use of current-mode control. First, an input voltage feed-forward characteristic is achieved; that is, the control circuit instantaneously corrects for input voltage variations without using up any of the error amplifier's dynamic range. Therefore, line regulation is excellent and the error amplifier can be dedicated to correcting for load variations exclusively.






Figure 2. Two-Loop Current-Mode Control System

For converters in which inductor current is continuous, controlling peak current is nearly equivalent to controlling average current. Therefore, when such converters employ current-mode control, the purposes of small signal analysis (see Figure 3). The two pole control to output frequency response of these converters is reduced to a single-pole (filter capacitor in parallel with load) response. One result is that the error amplifier compensation can be designed to yield a stable closed-loop converter response with greater gain bandwidth than would be possible with pulse-width control, giving the supply improved small signal dynamic response to changing loads. A second result is that the error amplifier compensation circuit becomes simpler, as shown in Figure 4.

Capacitor C_i and resistor R_i , in Figure 4(A), add a low frequency zero, which cancels one of the two control to output poles of non-current mode converters. For large signal load changes, in which converter response is limited by inductor slew rate, the error amplifier saturates while the inductor is catching up with the load. During this time, C_i charges to an abnormal level. When the inductor current reaches its required level, the voltage on C_i causes a corresponding error in supply output voltage. The recovery time is $R_{iz}C_i$, which may be long. However, the compensation network of Figure 4(B) can be used where current-mode control has eliminated the inductor pole. Large-signal dynamic response is then greatly improved due to the absence of C_i .

Current limiting is greatly simplified with current mode control. Pulse-by-pulse limiting is, of course, inherent in the control scheme. Furthermore, an upper limit on the peak current can be established by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic and power semiconductor elements while ensuring reliable supply operation.

Finally, current-mode controlled power stages can be operated in parallel with equal current sharing. This opens the possibility of a modular approach to power supply design.






Figure 3. Inductor Looks Like a Current Source to Small Signals




Figure 4. Required Error Amplifier Compensation for Continuous Inductor Current Designs

7.3.1 UVLO

The UVLO circuit ensures that V_{CC} is adequate to make the UC1843B-SP fully operational before enabling the output stage. Figure 5 shows that the UVLO turnon and turnoff thresholds are fixed internally at 8.4 V and 7.6 V, respectively. The 0.6-V hysteresis prevents V_{CC} oscillations during power sequencing.

Figure 6 shows supply current requirements. Start-up current is < 1 mA for efficient bootstrapping from the rectified input of an off-line converter, as shown in Figure 7. During normal circuit operation, V_{CC} is developed from auxiliary winding, W_{Aux} , with D_1 and C_{IN} . However, at start-up, C_{IN} must be charged to 8.4 V through R_{IN} . With a start-up current of 1 mA, R_{IN} can be as large as 100 k Ω and still charge C_{IN} when V_{AC} = 90-V RMS (low line). Power dissipation in R_{IN} would then be less than 350 mW even under high line (V_{AC} = 130-V RMS) conditions.

During UVLO, the output driver is in a low state. While it does not exhibit the same saturation characteristics as normal operation, it can easily sink 1 mA, enough to ensure the MOSFET is held off. For efficient operations, an LDO can take the place of $R_{\rm IN}$ and be disabled during the operation of the device.








Figure 5. UVLO Turnon and Turnoff Threshold



NOTE: During UVLO, the output driver is biased to sink minor amounts of current.

Figure 6. Supply Current Requirements



0019-8

Copyright © 2016, Texas Instruments Incorporated

Figure 7. Providing Power to the UC1843B-SP



7.3.2 Reference

As highlighted in the *Functional Block Diagram*, UC1843B-SP incorporates a 5-V internal reference regulator with ±2% set point variation over temperature.

7.3.3 Totem-Pole Output

The UC1843B-SP PWM has a single totem-pole output which can be operated to ± 1 -A peak for driving MOSFET gates, and a 200-mA average current for bipolar power U-100A transistors. Cross conduction between the output transistors is minimal, the average added power with $V_{IN} = 30 \text{ V}$ is only 80 mW at 200 kHz.

Limiting the peak current through the IC is accomplished by placing a resistor between the totem-pole output and the gate of the MOSFET. The value is determined by dividing the totem-pole collector voltage V_C by the peak current rating of the IC's totem-pole. Without this resistor, the peak current is limited only by the dV/dT rate of the totem-pole switching and the FET gate capacitance. Adding resistance will increase the switching losses of the converter, but will often reducing ringing and switching noise.


The use of a Schottky diode from the PWM output to ground prevents the output voltage from going excessively below ground, causing instabilities within the IC. To be effective, the diode selected should have a forward drop of less than 0.3 V at 200 mA. Most 1- to 3-A Schottky diodes exhibit these traits above room temperature. Placing the diode as physically close to the PWM as possible enhances circuit performance. Implementation of the complete drive scheme is shown in Figure 8 through Figure 10. Transformer-driven circuits also require the use of the Schottky diodes to prevent a similar set of circumstances from occurring on the PWM output. The ringing below ground is greatly enhanced by the transformer leakage inductance and parasitic capacitance, in addition to the magnetizing inductance and FET gate capacitance. Circuit implementation is similar to the previous example.

Figure 8 through Figure 10 show suggested circuits for driving MOSFETs and bipolar transistors with the UC1843B-SP output. The simple circuit of Figure 8 can be used when the control IC is not electrically isolated from the MOSFET turnon and turnoff to ± 1 A. It also provides damping for a parasitic tank circuit formed by the FET input capacitance and series wiring inductance. Schottky diode, D_1 , prevents the output of the IC from going far below ground during turnoff.

Figure 9 shows an isolated MOSFET drive circuit which is appropriate when the drive signal must be level shifted or transmitted across an isolation boundary. Bipolar transistors can be driven efficiently with the circuit of Figure 10. Resistors R_1 and R_2 fix the on-state base current while capacitor C_1 provides a negative base current pulse to remove stored charge at turnoff.


Because the UC1843B-SP series has only a single output, an interface circuit is needed to control push-pull, half-bridge, or full-bridge topologies. The UC1706 dual output driver with internal toggle flip-flop performs this function. The *Typical Application* section shows a typical application for these two ICs. Increased drive capability for driving numerous FETs in parallel, or other loads can be accomplished using one of the UC1705/7-SP driver ICs.





Copyright © 2016, Texas Instruments Incorporated


Figure 8. Direct MOSFET Drive



Copyright © 2016, Texas Instruments Incorporated

Figure 9. Isolated MOSFET Drive





Copyright @ 2016, Texas Instruments Incorporated

Figure 10. Bipolar Drive With Negative Turnoff Bias

7.4 Device Functional Modes

The UC1843B-SP uses fixed frequency, peak current mode control. An internal oscillator initiates the turnon of the driver to high-side power switch. The external power switch current is sensed through an external resistor and is compared via internal comparator. The voltage generated at the COMP pin is stepped down via internal resistors (as shown in the *Functional Block Diagram*). When the sensed current reaches the stepped down COMP voltage, the high-side power switch is turned off.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

UC1843B-SP can be used as a controller to design various topologies such as buck, boost, flyback, and forward. Using an external interphase circuit can also support push-pull, half-bridge, and full-bridge topologies.

8.2 Typical Application




Figure 11. Typical Application Schematic

8.2.1 Design Requirements

See Table 1 for parameter values.

Table 1. Design Parameters

PARAMETER	SPECIFICATIONS
Input Power Supply	20 to 40 VDC
Output Voltage	5 VDC
Output Current	0 to 10 A
Output Current Pre-load	100 mA
Operating Temperature	25°C
Switching Frequency of UC1843B-SP	200 kHz
Peak Input Current Limit	12 A
Bandwidth	~4 kHz
Phase Margin	~80°



8.2.2 Detailed Design Procedure

8.2.2.1 Switching Frequency

Choosing a switching frequency has a trade off between efficiency and bandwidth. Higher switching frequencies will have larger bandwidth, but a lower efficiency than lower switching frequencies. A switching frequency of 200 kHz was chosen as a trade off between bandwidth and efficiency. Using Equation 1, R_T and C_T were chosen to be 7.15 k Ω and 1200 pF, respectively.

$$f_{\rm osc} \approx \frac{1.72}{R_{\rm osc} \times C_{\rm osc}} \tag{1}$$

$$f_{\rm osc} \approx \frac{1.72}{7.15 \ k\Omega \times 1200 \ pF} = 200 \ kHz$$
 (2)

8.2.2.2 Transformer

The transformer of the design consists of two major values, turns ratio and primary side inductance. There is no minimum limit to the turns ratio of the transformer, just a maximum limit. The equation below will give the turns ratio as a function of duty cycle, which if you put in the maximum duty cycle of the converter will give you a maximum turns ratio. The UC1843B-SP design targeted a duty cycle of 50%, which is somewhat low for this controller. The suggested value would be around 70% duty cycle to take advantage of the fact the UC1843B-SP has full duty cycle range. The equation of the turns ratio of the transformer is Equation 3.

$$N_{psMAX} = \frac{V_{l_{nMIN}} \times D_{l_{lim}}}{(V_{out} + V_{Diode}) \times (1 - D_{lim})}$$

$$N_{psMAX} = \frac{20 \text{ V} \times 0.5}{(5 \text{ V} + 0.7 \text{ V}) \times (1 - 0.5)} = 3.5$$
(3)

$$N_{psMAX} = \frac{20 \text{ V} \times 0.5}{(5 \text{ V} + 0.7 \text{ V}) \times (1 - 0.5)} = 3.5$$

Often the turns ratio will slightly change in design due to how the transformer is manufactured. For the UC1843B-SP design a turns ratio of 3.33 was used. Another turns ratio that is important is the turns ratio of the auxiliary winding. The auxiliary winding is found by figuring out what positive voltage is needed from the auxiliary winding. Picking what voltage the auxiliary winding should have lets one pick the turns ratio from the secondary to the auxiliary winding, which in turn allows for the turns ratio from primary to auxiliary to be found. The equation for the turns ratio for the auxiliary winding is Equation 5.

$$N_{pa} = \frac{N_{ps} \times (V_{out} + V_{Diode})}{V_{aux}}$$

$$N_{pa} = \frac{3.33 \times (5 \ V + 0.7 \ V)}{13 \ V} = 1.46$$
(6)

$$N_{pa} = \frac{3.33 \times (5 \ V + 0.7 \ V)}{13 \ V} = 1.46 \tag{6}$$

An auxiliary winding of 1.43 was used for the UC1843B-SP design due to manufacturing constraints. The primary inductance of the transformer is found from picking an appropriate ripple current. A higher inductance will often mean reduced current ripple, thus lower EMI and noise, but a higher inductance will also increase physical size and limit the bandwidth of the design. A lower inductance will do the opposite, increasing current ripple, lowering EMI, lowering noise, decreasing physical size, and increasing the limited bandwidth of the design. The percent ripple current can be anywhere from 20% to 80% depending on the design. The equation for finding the primary inductance from the percentage ripple current is Equation 7.

$$L_{PRI} = \frac{V_{InMAX}^2 \times D_{MIN}^2}{V_{Out} \times I_{out} \times f_{osc} \times \%_{Ripple}}$$
(7)

$$\frac{(40 \text{ V })^2 \times 0.25^2}{5 \text{ V} \times 10 \text{ A} \times 200 \text{ kHz} \times 0.4} = 25 \text{ } \mu\text{H}$$
(8)

There are quite a few physical limitations when making transformers, so often this inductance will change slightly. For the UC1843B-SP design a primary inductance of 21 µH. This corresponds to a percent ripple of around 0.475. The peak and primary currents of the transformer are also generally useful for figuring out the physical structure of the transformer. See the following equations for proper calculations.

$$I_{Ripple} = \frac{V_{out} \times I_{out} \times \%_{Ripple}}{V_{inMAX} \times D_{MIN}}$$
 (9)

$$I_{Ripple} = \frac{5 \text{ V} \times 10 \text{ A} \times 0.475}{40 \text{ V} \times 0.25} = 2.375 \text{ A}$$
 (10)

$$I_{Ripple} = \frac{5 \text{ V} \times 10 \text{ A} \times 0.475}{40 \text{ V} \times 0.25} = 2.375 \text{ A}$$

$$I_{PriPeak} = \frac{V_{out} \times I_{out}}{V_{InMIN} \times D_{MAX} \times \eta} + \frac{I_{Ripple}}{2}$$
(11)

$$I_{PriPeak} = \frac{5 \text{ V} \times 10 \text{ A}}{20 \text{ V} \times 0.5 \times 0.8} + \frac{2.375}{2} = 7.44 \text{ A}$$
(12)

$$I_{PriRMS} = \sqrt{D \times \left(\frac{V_{out} \times I_{out}}{V_{in} \times D}\right)^2 + \frac{I_{Rippile}^2}{3}}$$
(13)



$$I_{PriRMS} = \sqrt{0.5 \times \left(\frac{5 \text{ V} \times 10 \text{ A}}{20 \text{ V} \times 0.5}\right)^2 + \frac{(2.375 \text{ A})^2}{3}} = 3.79 \text{ A}$$
(14)

$$I_{SecRMS} = \sqrt{\left(1 - D\right) \times I_{out}^2 + \frac{\left(I_{Rippie} \times N_{ps}\right)^2}{3}}$$
(15)

$$I_{SecRMS} = \sqrt{0.5 \times \left(10 \ A\right)^2 + \frac{(2.375 \ A \times 3.33)^2}{3}} = 8.42 \ A$$
 (16)

8.2.2.3 RCD Diode Clamp

For the UC1843B-SP design a resistor and capacitor are used. The resistor and capacitor is generally a value that is found through testing, but starting values can be obtained. To figure out the resistor and capacitor needed for the RCD clamp, one must first pick how much the node is allowed to overshoot. The equation for finding the voltage of the clamp is Equation 17.

$$V_{clamp} = K_{clamp} \times N_{ps} \times (V_{out} + V_{Diode})$$
 (17)

Note that K_{clamp} is recommended to be 1.5 as this will allow for only around 50% overshoot. Knowing the parasitic inductance of the transformer and how much the snubber voltage is allowed to change over the switching cycle, can allow one to figuring out starting values for the resistor and capacitor using Equation 18 and

$$R_{clamp} = \frac{V_{clamp}^2}{\frac{1}{2} \times L_{leakage} \times I_{PriPeak}^2 \times \frac{V_{clamp}}{V_{clamp} - N_{los} \times (V_{out} + V_{Diode})} \times f_{osc}}$$
(18)

$$C_{clamp} = \frac{V_{clamp}}{\frac{1}{4V_{clamp} \times V_{clamp} \times R_{clamp} \times f_{osc}}}$$
(19)

A starting value of 10% is generally used for ΔV_{clamp}.

8.2.2.4 Output Diode

The voltage stress by the converter on the diode can be found with Equation 20.

$$V_{\text{DiodeStress}} = V_{\text{out}} + \frac{V_{\text{inMAX}}}{N_{\text{ps}}}$$
 (20)

$$V_{DiodeStress} = 5 \quad V + \frac{40 \quad V}{3.33} = 17 \quad V$$
 (21)

Note that any diode picked should have a voltage rating of well above this value as it does not include parasitic spikes in the equation. The UC1843B-SP diode was picked to have a voltage rating of 60 V.

8.2.2.5 Output Filter and Capacitor

The output capacitance value is picked such that there is enough capacitance for the required voltage ripple and output current load step. The UC1843B-SP design uses equations Equation 22 and Equation 24 to find a minimum capacitance.

$$C_{out} > \frac{I_{out} \times D_{MAX}}{V_{Ripple} \times f_{osc}}$$
(22)

$$C_{out} > \frac{V_{Ripple} \times f_{osc}}{V_{Ripple} \times f_{osc}}$$

$$C_{out} > \frac{10 A \times 0.5}{50 \text{ mV} \times 200 \text{ kHz}} = 500 \text{ } \mu\text{F}$$

$$C_{out} > \frac{A_{\text{step}}}{2\pi \times A_{\text{out}} \times f_{co}}$$

$$(22)$$

$$C_{\text{out}} > \frac{\Delta_{\text{step}}}{2\pi \times \Delta V_{\text{out}} \times f_{\text{co}}} \tag{24}$$

$$C_{out} > \frac{10 A}{2\pi \times 0.7 \ V \times 2.2 \ kHz} = 1 \ mF$$
 (25)

A value of around 1145 µF was chosen to keep output voltage ripple low. Note that the output voltage ripple in the design was further decreased by adding an output filter and by adding an inductor after a small portion of the output capacitance. Six ceramic capacitors were picked to be placed before the output filter and then the large tantalum capacitors with some small ceramics were added to be part of the output filter. The initial ceramics will help with the initial current ripple, but have a very large output voltage ripple. This voltage ripple will be attenuated by the inductor and capacitor combination placed between the ceramic capacitors and the output. The equations below allow for finding the amount of attenuation that will come from a specific output filter inductance. An inductance of 500 nH was chosen to attenuate the output voltage ripple and the attenuation was sufficient for the design.

$$F_{resonant} = \frac{1}{2\pi \times \sqrt{L_{Filter} \times C_{OBulk}}} \tag{26}$$



$$F_{resonant} = \frac{1}{2\pi \times \sqrt{0.5 \ nH \times 1127 \ \mu F}} = 6.7 \ kHz$$
 (27)

$$F_{Zero} = \frac{1}{2\pi \times C_{oBulk} \times ESR_{oBulk}}$$
 (28)

$$F_{Zero} = \frac{1}{2\pi \times 1127} \frac{1}{\mu F \times 0.009 \ \Omega} = 15.69 \ kHz$$
 (29)

$$Attenuation_{f_{SW}} = 40 \times \log_{10}(\frac{f_{osc}}{f_{esonant}}) - 20 \times \log_{10}(\frac{f_{osc}}{f_{zero}})$$

$$(30)$$

$$Attenuation_{fsw} = 40 \times \log_{10}(\frac{200 \text{ kHz}}{6.7 \text{ kHz}}) - 20 \times \log_{10}(\frac{200 \text{ kHz}}{15.69 \text{ kHz}}) = 36.88 \text{ } dB$$
(31)

Sometimes the output filter can cause peaking at high frequencies, this can be damped by adding a resistor in parallel with the inductor. For the UC1843B-SP design, $0.5~\Omega$ was used as a very conservative value. The resistance needed to damp the peaking can be calculated using the following equations:

$$\omega_{o} = \sqrt{\frac{2(C_{oCorm} + C_{oBulk})}{L_{Filter} \times C_{oCorm} \times C_{oBulk}}}$$

$$\omega_{o} = \sqrt{\frac{2(19 \ \mu F + 1127 \ \mu F)}{500 \ nH \times 19 \ \mu F \times 1127 \ \mu F}} = 463 \ \text{kHz}$$
(32)

$$\omega_{o} = \sqrt{\frac{2(19 \ \mu F + 1127 \ \mu F)}{500 \ nH \times 19 \ \mu F \times 1127 \ \mu F}} = 463 \ kHz \tag{33}$$

$$R_{Filter} = \frac{\frac{R_o \times L_{Filter} \times (C_{oCerm} + C_{oBulk}) - \frac{L_{Filter}}{m_o}}{\frac{R_o \times (C_{oCerm} + C_{oBulk})}{m_o} - L_{Filter} \times C_{oCerm}}}$$
(34)

$$R_{Filter} = \frac{0.5 \times 500 \text{ nH} \times (19 \mu F + 1127 \mu F) - \frac{500 \text{ nH}}{463 \text{ kHz}}}{\frac{0.5 \times (19 \mu F + 1127 \mu F)}{463 \text{ kHz}} - 500 \text{ nH} \times 19 \mu F} = 0.232 \Omega$$
(35)

8.2.2.6 Compensation

The poles and zeros of a flyback converter can be found with the following equations:

$$f_{ZESR} = \frac{1+D}{2\pi \times C_{out} \times R_{ESR}} \tag{36}$$

$$f_{ZESR} = \frac{1+0.5}{2\pi \times 1146 \ \mu F \times 0.009 \ \Omega} = 23.15 \ kHz$$
 (37)

$$f_{P} = \frac{1}{2\pi \times C_{out} \times R_{o}} \tag{38}$$

$$f_P = \frac{1}{2\pi \times 1146 \ \mu F \times 0.5} = 278 \ Hz$$
 (39)

$$f_{RHPZ} = \frac{R_{out} \times (1 - D_{MAX})^2}{2\pi \times \frac{L_{PRI}}{N_{ps}^2} \times D_{MAX}}$$

$$\tag{40}$$

$$f_{RHPZ} = \frac{0.5 \times (1 - 0.5)^2}{2\pi \times \frac{21}{3.32} \times 0.5} = 21 \quad kHz$$
(41)

$$f_{Compensation\ Zero} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}} = \frac{1}{2\pi \times 5.11\ k\Omega \times 0.22\ \mu F} = 142\ Hz \tag{42}$$

$$f_{Compensation\ Pole} = \frac{1}{2\pi \times R_{COMP} \times C_{HF}} = \frac{1}{2\pi \times 5.11\ k\Omega \times 1500\ pF} = 20.76\ kHz \tag{43}$$

Type IIB compensation was selected to compensate the poles and zeros of the flyback converter for the design. Since the right half plane zero (RHPZ) of the flyback converter is unable to be compensated, the crossover frequency of the converter should be between one fourth to a whole decade below the RHPZ of the converter. Type IIB compensation has 1 pole and 1 zero to help compensate the converter. The pole from the compensation is suggested to be placed by the RHPZ of the converter and the zero from compensation is suggested to be placed a decade before the expected crossover frequency. Using these guidelines the compensation values for the converter were picked for the converter. For the non-isolated portion of the board this means choosing the value of the compensation resistors and capacitors along these guidelines. Increasing or decreasing the gain of the design can be compensated for by dividing the resistor from compensation down and increasing the values of the capacitors by the same amount. This allows for the gain to be controlled in the system without changing the poles and zeros of the system. Optimization is needed for compensation values, and those values can be validated through testing.

8.2.2.7 Sense Resistor and Slope Compensation

The sense resistor is used to sense the ripple current from the transformer as well as shutdown the switching cycle if the peak current of the converter is allowed to get too high. The voltage threshold of the CS pin is around 1 V, thus the equation to find the sense resistor from the peak current is shown in Equation 44.



$$R_{cs} = \frac{V_{Cs \ Threshold} - V_{Slope \ Comp \ Offset}}{I_{limit}}$$
(44)

$$R_{cs} = \frac{1 \ V - 0.1 \ V}{12 \ A} = 0.075 \ \Omega \tag{45}$$

Note that I_{limit} should be greater than $I_{PriPeak}$, and that the voltage offset from the slope compensation will be dependant on the amount of slope compensation in the design. The value of 0.075 Ω for the sense resistance was found to be the optimum value adding some headroom for slope compensation offset of 0.1 V. Slope compensation was implemented with a BJT being turned off and on by the RC pin of the device. The BJT was placed between the REF pin and a resistor divider to the CS pin. The optimum slope compensation value can be found from the following equations after picking a value for the top of the divider:

$$S_c = \frac{V_{out} \times P_{cs} \times G_{cs}}{L_{PRI} \times N_{ps}} \tag{46}$$

$$S_c = \frac{5 \text{ V} \times 0.075 \Omega \times 3}{21 \mu \text{H} \times 3.33} = 16088 \tag{47}$$

$$S_{osc} = \frac{f_{osc} \times V_{oscpp}}{D_{MIN}}$$
 (48)

$$S_{\text{osc}} = \frac{200 \text{ kHz} \times 1.7 \text{ V}}{0.25} = 1360000 \tag{49}$$

$$R_{csf} = \frac{R_{top}}{\frac{S_{csc}}{S_{csc}} - 1} \tag{50}$$

$$R_{csf} = \frac{11.8 \ k\Omega}{\frac{1360000}{16088} - 1} = 141 \ \Omega \tag{51}$$

The UC1843B-SP design uses a much higher resistor of 1.47 $k\Omega$, but this is an attempt to be very conservative. Note that the bottom resistor can be used as part of a filter to the CS pin as well, which is implemented in the design using a capacitor near the CS pin. Care was taken such that the RC filter would not filter the switching frequency by having the RC time constant be a decade less than the switching frequency.

8.2.3 Application Curves




Figure 12. Switch Node of Flyback Converter

For the test in Figure 12, 40 V was applied to the input and 10 A was drawn from the output. Ringing can be present on the switching node if the converter is run in discontinuous conduction mode rather than the continuous conduction mode the design was run with.





Figure 13. Load Step Down With 40 V_{IN}





Figure 14. Load Step Up With 40 V_{IN}

For tests shown in and , 40 V was applied to the input and a load step was applied to the output. The load step applied was from 0 A to 10 A and 10 A to 0 A. Note that those currents do not include the 0.1-A pre-load. The curves show that the stability of the design due to the lack of ringing during the load step.



9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 8 V and 32 V. This input supply should be well regulated. If the input supply is located more than a few inches from the UC1843B-SP converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A tantalum capacitor with a value of 100 μ F is a typical choice; however, this varies heavily on the start up circuitry of the device. This is because the input voltage to the device will decrease during start up and the input capacitance will have to provide enough charge to allow the UC1843B-SP to initially switch.




Figure 15. Flyback Regulator

10 Layout

10.1 Layout Guidelines

Always try to use a low EMI inductor with a ferrite closed core. Some examples would be toroid and encased E core inductors. Open core can be used if they have low EMI characteristics and are located a farther away from the low-power traces and components. Make the poles perpendicular to the PCB as well if using an open core. Stick cores usually emit the most unwanted noise.

10.1.1 Feedback Traces

Try to run the feedback trace as far as possible from the inductor and noisy power traces. The designer should also make the feedback trace as direct as possible and somewhat thick. These two guidelines sometimes involve a trade-off, but keeping the trace away from inductor EMI and other noise sources is the more critical guideline. Run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.

10.1.2 Input/Output Capacitors

When using a low-value ceramic input filter capacitor, locate it as close as possible to the V_{IN} pin of the IC. This eliminates as much trace inductance effects as possible and gives the internal IC rail a cleaner voltage supply. Some designs require the use of a feed-forward capacitor connected from the output to the feedback pin as well, usually for stability reasons. In this case, it should also be positioned as close as possible to the IC.

10.1.3 Compensation Components

External compensation components for stability should also be placed close to the IC. TI recommends to also use surface mount components for the same reasons discussed for the filter capacitors. These should not be located very close to the inductor either.




Layout Guidelines (continued)

10.1.4 Traces and Ground Planes

Make all of the power (high current) traces as short, direct, and thick as possible. It is good practice on a standard PCB to make the traces an absolute minimum of 15 mils (0.381 mm) per ampere. The inductor, output capacitors, and output diode should be as close as possible to each other. This helps reduce the EMI radiated by the power traces due to the high-switching currents through them. This also reduces lead inductance and resistance, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors. The grounds of the IC, input capacitors, output capacitors, and output diode (if applicable) should be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This reduces noise by reducing ground loop errors and absorbing more of the EMI radiated by the inductor.

For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane (where the power traces and components are located) and the signal plane (where the feedback and compensation and components are located) for improved performance. On multi-layer boards, vias are required to connect traces and different planes. Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states: one state when the switch is on and one when the switch is off. During each state there is a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.

10.2 Layout Example



NOTE: High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

Figure 16. Open-Loop Laboratory Test Fixture



11 デバイスおよびドキュメントのサポート

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
5962R8670412V9A	Active	Production	XCEPT (KGD) 0	25 OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R8670412V9A.A	Active	Production	XCEPT (KGD) 0	25 OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R8670412VYC	Active	Production	CFP (HKU) 10	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	-55 to 125	R8670412VYC UC1843B-SP
5962R8670412VYC.A	Active	Production	CFP (HKU) 10	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	-55 to 125	R8670412VYC UC1843B-SP
UC1843BHKU/EM	Active	Production	CFP (HKU) 10	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	25 to 25	UC1843BHKUM EVAL ONLY
UC1843BHKU/EM.A	Active	Production	CFP (HKU) 10	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	25 to 25	UC1843BHKUM EVAL ONLY

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962R8670412VYC	HKU	CFP	10	25	506.98	26.16	6220	NA
5962R8670412VYC.A	HKU	CFP	10	25	506.98	26.16	6220	NA
UC1843BHKU/EM	HKU	CFP	10	25	506.98	26.16	6220	NA
UC1843BHKU/EM.A	HKU	CFP	10	25	506.98	26.16	6220	NA



CERAMIC DUAL FLATPACK




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 This package is hermetically sealed with a metal lid.
- 4. The terminals are gold plated.
- 5. This drawing does not comply with MIL STD 1835. Do not use this package for compliant product.6. Metal lid is connected to back side pad metalization.



CERAMIC DUAL FLATPACK



HEATSINK LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月