


QML CLASS V, CURRENT-MODE PWM CONTROLLER

Check for Samples: UC1843-SP

FEATURES


- QML-V Qualified, SMD 5962-86704
- Rad-Tolerant: 50 kRad (Si) TID (ELDRS Free) (1)
- Controlled Baseline
- Optimized For Off-line and DC-to-DC Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R_O Error Amp
- Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.



DESCRIPTION

The UC1843 family of control devices provides the necessary features to implement off-line or dc-to-dc fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state. The under-voltage lockout threshold is 8.4 V and maximum duty cycle range is around 100%.

BLOCK DIAGRAM



Note 1: A/B A = DIL-8 Pin Number B = SO-14 and CFP-14 Pin Number



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLUS981 – MARCH 2010 www.ti.com


ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–55°C to 125°C	KGD	5962-8670410V9A ⁽³⁾	NA	
	JG	5962-8670410VPA ⁽³⁾	8670410VPA / UC1843-SP	
	JG	5962-8670402VPA	8670402VPA / UC1843	
	FK	5962-8670402VXA	5962-8670402VXA / UC1843LQMLV	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging
- (3) Radiation tolerant version

BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION		
15 mils.	Silicon with backgrind	Insulated	AICu (0.5%)		




Origin

Table 1. BOND PAD COORDINATES (in Mils)

DESCRIPTION	PAD NUMBER	а	b	С	d
COMP	1	78.70	63.40	82.90	67.60
V _{FB}	2	70.60	63.40	74.80	67.60
I _{SENSE}	3	39.40	63.40	43.60	67.60
R _T /C _T	4	18.60	61.20	22.60	65.60
PWR GROUND	5	17.80	11.70	22.00	15.90
GROUND	6	17.40	3.90	21.80	8.10
OUTPUT	7	32.60	6.40	36.80	10.60
V _C	8	47.50	6.40	51.70	10.60
V _{CC}	9	54.60	6.40	58.80	10.60
V_{REF}	10	68.70	6.40	72.90	10.60
NC	TESTPAD	87.10	6.30	90.80	10.30
NC	TESTPAD	87.10	12.60	90.80	16.60
NC	TESTPAD	87.10	18.00	90.80	22.00
NC	TESTPAD	87.10	24.30	90.80	28.30
NC	TESTPAD	87.10	30.60	90.80	34.60

Submit Documentation Feedback



ABSOLUTE MAXIMUM RATINGS

		UNIT
Complexedtana	Low impedance source	30 V
Supply voltage	I _{CC} < 30 mA	Self Limiting
Output current		±1 A
Output energy (capacitive load)		5 μJ
Analog inputs (Pins 2, 3)		−0.3 V to 6.3 V
Error amp output sink currer	nt	10 mA
Storage temperature range		−65°C to 150°C
Junction temperature range		−55°C to 150°C



SLUS981 - MARCH 2010 www.ti.com

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for $-55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$; $V_{CC} = 15 \text{ V}^{(1)}$; $R_{T} = 10 \text{ kW}$; $C_{T} = 3.3 \text{ nF}$, $T_{A} = T_{J.}$

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
REFERENCE SECTION						
0 () (2)	T 0500 I 4 4	For SMD device option 10	4.94	5.00	5.06	.,
Output Voltage (2)	$T_{J} = 25^{\circ}C, I_{O} = 1 \text{ mA}$	For SMD device option 02	4.95	5.00	5.05	V
Line Regulation	12 V ≤ V _{IN} ≤ 25 V	•		6	20	>/
Load Regulation	1 mA ≤ I _O ≤ 20 mA			6	25	mV
Temperature Stability	See (3) (4)			0.2	0.4	mV/°C
Total Output Variation	Line, load, tempature (3)		4.9		5.1	V
Output Noise Voltage	10 Hz \leq f \leq 10 kHz, T _J = 25°C ⁽³⁾			50		μV
Long Term Stability	T _A = 125°C, 1000 Hrs ⁽³⁾			5	25	mV
Output Short Circuit			-30	-100	-180	mA
OSCILLATOR SECTION						•
Initial Accuracy	$T_J = 25^{\circ}C^{(5)}$		47	52	57	kHz
Voltage Stability	12 V ≤ V _{CC} ≤ 25 V			0.2	1	%
Temperature Stability	$T_{MIN} \le T_A \le T_{MAX}$ (3)					%
Amplitude	V _{PIN} 4 peak-to-peak (3)			1.7		V
ERROR AMP SECTION						!
Input Voltage	V _{PIN 1} = 2.5 V		2.45	2.50	2.55	V
Input Bias Current				-0.3	-1	μА
A _{VOL}	2 V ≤ V _O ≤ 4 V		65	90		dB
Unity Gain Bandwidth	$T_J = 25^{\circ}C^{(3)}$		0.7	1		MHz
PSRR	12 V ≤ V _{CC} ≤ 25 V		60	70		dB
Output Sink Current	V _{PIN 2} = 2.7 V, V _{PIN 1} = 1.1 V		2	6		A
Output Source Current	V _{PIN 2} = 2.3 V, V _{PIN 1} = 5 V		-0.5	-0.8		mA
V _{OUT} High	$V_{PIN 2} = 2.3 \text{ V}, R_L = 15 \text{ k}\Omega \text{ to ground}$		5	6		
V _{OUT} Low	$V_{PIN 2} = 2.7 \text{ V}, R_{L} = 15 \text{ k}\Omega \text{ to Pin 8}$			0.7	1.1	V
CURRENT SENSE SECT						
Gain	See (6) (7)		2.85	3	3.15	V/V
Maximum Input Signal	V _{PIN 1} = 5 V ⁽⁶⁾		0.9	1	1.1	V
PSRR	12 V ≤ V _{CC} ≤ 25 V ^{(3) (6)}			70		dB
Input Bias Current				-2	-10	μА
Delay to Output	V _{PIN 3} = 0 V to 2 V ⁽³⁾			150	300	ns
OUTPUT SECTION						•
Output Lave Lavel	I _{SINK} = 20 mA			0.1	0.4	
Output Low Level	I _{SINK} = 200 mA			1.5	2.2	.,
Output High Lavel	I _{SOURCE} = 20 mA		13	13.5		V
Output High Level	I _{SOURCE} = 200 mA		12	13.5		

⁽¹⁾ Adjust V_{CC} above the start threshold before setting at 15 V.

Temp Stability =
$$\frac{V_{REF}(max) - V_{REF}(min)}{T_{J}(max) - T_{J}(min)}$$

TJ(max) - TJ(min) $V_{REF(max)}$ and $V_{REF(min)}$ are the maximum and minimum reference voltages measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

Output frequency equals oscillator frequency.

Parameter measured at trip point of latch with $V_{PIN 2} = 0$.

(7) Gain defined as:
$$A = \frac{\Delta VPIN \ 1}{\Delta VPIN \ 3}, \ 0 \le VPIN \ 3 \le 0.8 \ V$$

Submit Documentation Feedback

V_{REF} parameter is sensitive to very high temperature die attach/die assembly processes. Processing conditions should not exceed 170°C/24 hours or 245°C/40 seconds.

These parameters, although specified, are not 100% tested in production.

⁽⁴⁾ Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:




ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$; $\text{V}_{\text{CC}} = 15 \text{ V}^{(1)}$; $\text{R}_{\text{T}} = 10 \text{ kW}$; $\text{C}_{\text{T}} = 3.3 \text{ nF}$, $\text{T}_{\text{A}} = \text{T}_{\text{J}}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Rise Time	$T_J = 25^{\circ}C, C_L = 1 \text{ nF}^{(3)}$		50	150					
Fall Time	$T_J = 25^{\circ}C, C_L = 1 \text{ nF}^{(3)}$		50	150	ns				
UNDER-VOLTAGE LOC	UNDER-VOLTAGE LOCKOUT SECTION								
Start Threshold		7.8	8.4	9.0					
Min. Operating Voltage After Turn On		7.0	7.6	8.2	V				
PWM SECTION									
	For SMD device option 10	94	97	100	%				
Maximum Duty Cycle	For SMD device option 02	93	97	100	%				
Minimum Duty Cycle				0	%				
TOTAL STANDBY CURF	RENT								
Start-Up Current			0.5	1					
Operating Supply Current	$V_{PIN 2} = V_{PIN 3} = 0 V$		11	17	mA				
V _{CC} Zener Voltager	I _{CC} = 25 mA	30	34		V				

ERROR AMP CONFIGURATION

Error amp can source or sink up to 0.5 mA.




UNDER-VOLTAGE LOCKOUT

During under-voltage lock-out, the output drive is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor to prevent activating the power switch with extraneous leakage currents.

TEXAS INSTRUMENTS


SLUS981 –MARCH 2010 www.ti.com






CURRENT SENSE CIRCUIT


A small RC filter may be required to suppress switch transients.



OSCILLATOR SECTION




OUTPUT SATURATION CHARACTERISTICS




SLUS981 – MARCH 2010 www.ti.com

ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE




OPEN-LOOP LABORATORY FIXTURE

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypas capacitors should be conected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.




SHUTDOWN TECHNIQUES

Shutdown of the UC1843 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method causses the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_{CC} below the lower UVLO threshold. At this pint the reference turns off, allowing the SCR to reset.



Submit Documentation Feedback

OFFLINE FLYBACK REGULATOR




Power Supply Specifications

- 1. Input Voltages
 - (a) 5VAC to 130VA (50 Hz/60 Hz)
- 2. Line Isolation: 3750 V
- 3. Switchng Frequency: 40 kHz
- 4. Efficiency at Full Load 70%
- 5. Output Voltage:
 - (a) +5 V, ±5%; 1A to 4A load
 - Ripple voltage: 50 mV P-P Max
 - (b) +12 V, ±3%; 0.1A to 0.3A load
 - Ripple voltage: 100 mV P-P Max
 - (c) -12 V, ±3%; 0.1A to 0.3A load Ripple voltage: 100 mV P-P Max


SLOPE COMPENSATION

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.





LEADLESS CERAMIC CHIP CARRIER



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 This drawing is subject to change without notice.

 This package can be hermetically sealed with a metal lid.
 Reference JEDEC Registration MS-004.

 The terminals are gold-plated.



LEADLESS CERAMIC CHIP CARRIER




NOTES: (continued)

6. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



LEADLESS CERAMIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
5962-8670402VPA	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8670402VPA UC1843
5962-8670402VPA.A	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8670402VPA UC1843
5962-8670402VXA	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8670402VXA UC1843L QMLV
5962-8670402VXA.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8670402VXA UC1843L QMLV
5962-8670410V9A	Active	Production	XCEPT (KGD) 0	100 OTHER	Yes	Call TI	N/A for Pkg Type	0 to 0	
5962-8670410V9A.A	Active	Production	XCEPT (KGD) 0	100 OTHER	Yes	Call TI	N/A for Pkg Type	0 to 0	
5962-8670410VPA	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8670410VPA UC1843-SP
5962-8670410VPA.A	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8670410VPA UC1843-SP

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1843-SP:

Catalog: UC1843

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8670402VXA	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670402VXA.A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670410VPA	JG	CDIP	8	50	506.98	15.24	13440	NA
5962-8670410VPA.A	JG	CDIP	8	50	506.98	15.24	13440	NA

CERAMIC DUAL IN-LINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package can be hermetically sealed with a ceramic lid using glass frit.

- 4. Index point is provided on cap for terminal identification. 5. Falls within MIL STD 1835 GDIP1-T8



CERAMIC DUAL IN-LINE PACKAGE



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated