

TXS0104E オープン・ドレイン型およびプッシュプル型アプリケーション向け、 4 ビット双方向電圧レベル・トランスレータ

1 特長

- 方向制御信号不要
- 最大データ・レート:
 - 24Mbps (プッシュプル)
 - 2Mbps (オープン・ドレイン)
- テキサス・インスツルメンツの NanoFree™ パッケージで供給
- 1.65V~3.6V (A ポート)、2.3V~5.5V (B ポート) ($V_{CCA} \leq V_{CCB}$)
- 電源投入シーケンスが不要 - V_{CCA} と V_{CCB} のいずれからでも立ち上げ可能
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護:
 - A ポート:
 - 2000V 人体モデル (A114-B)
 - 200V マシン・モデル (A115-A)
 - 1000V デバイス帯電モデル (C101)
 - B ポート:
 - 15kV 人体モデル (A114-B)
 - 200V マシン・モデル (A115-A)
 - 1000V デバイス帯電モデル (C101)
- IEC 61000-4-2 ESD (B ポート):
 - ± 8 kV 接触放電
 - ± 10 kV エアギャップ放電

2 アプリケーション

- ハンドセット
- スマートフォン
- タブレット
- デスクトップ PC

3 概要

この 4 ビット非反転トランスレータは、設定可能な 2 つの独立した電源レールを採用しています。A ポートは V_{CCA} に追従するように設計されています。 V_{CCA} は、1.65V~3.6V の任意の電源電圧に対応できます。 V_{CCA} は、 V_{CCB} 以下の電圧にする必要があります。B ポートは、 V_{CCB} に追従する設計になっています。 V_{CCB} は、2.3V~5.5V の任意の電源電圧に対応できます。このため、1.8V、2.5V、3.3V、5V の任意の電圧ノード間で、低電圧の双方向変換を行えます。

出力イネーブル (OE) 入力 Low のとき、全出力が高インピーダンス状態になります。

TXS0104E は、OE 入力回路が V_{CCA} によって給電されるように設計されています。


電源投入または電源切断時に高インピーダンス状態を確保するため、OE をプルダウン抵抗経路で GND に接続します。この抵抗の最小値は、ドライバの電流ソーシング能力によって決定されます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
TXS0104E	D (SOIC, 14)	8.65mm × 6mm
	PW (TSSOP, 14)	5mm × 6.4mm
	ZXU (BGA, 12)	2mm × 2.5mm
	RGY (VQFN, 14)	3.5mm × 3.5mm
	YZT (DSBGA, 12)	2.25mm × 1.75mm
	NMN (nFBGA, 12)	2mm × 2.5mm
	BQA (WQFN, 12)	3mm × 2.5mm
	RUT (UQFN, 12)	2.00mm × 1.70mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます





N チャネル・トランジスタの伝達特性

Table of Contents

1 特長	1	7.2 Voltage Waveforms	20
2 アプリケーション	1	8 Detailed Description	21
3 概要	1	8.1 Overview.....	21
4 Revision History	3	8.2 Functional Block Diagram.....	21
5 Pin Configuration and Functions	5	8.3 Feature Description.....	22
6 Specifications	9	8.4 Device Functional Modes.....	22
6.1 Absolute Maximum Ratings.....	9	9 Application and Implementation	23
6.2 ESD Ratings.....	9	9.1 Application Information.....	23
6.3 Recommended Operating Conditions.....	10	9.2 Typical Application.....	23
6.4 Thermal Information: ZXU, YZT, and NMN.....	10	9.3 Power Supply Recommendations.....	25
6.5 Thermal Information: D, PW, and RGY.....	11	9.4 Layout.....	25
6.6 Electrical Characteristics.....	11	10 Device and Documentation Support	26
6.7 Timing Requirements: $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	12	10.1 Documentation Support.....	26
6.8 Timing Requirements: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$	12	10.2 ドキュメントの更新通知を受け取る方法.....	26
6.9 Timing Requirements: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	12	10.3 サポート・リソース.....	26
6.10 Switching Characteristics: $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	13	10.4 Trademarks.....	26
6.11 Switching Characteristics: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$	15	10.5 静電気放電に関する注意事項.....	26
6.12 Switching Characteristics: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	17	10.6 用語集.....	26
6.13 Typical Characteristics.....	18	11 Mechanical, Packaging, and Orderable Information	26
7 Parameter Measurement Information	19		
7.1 Load Circuits.....	19		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision J (August 2023) to Revision K (October 2023)	Page
• RUT パッケージを追加	1
Changes from Revision I (October 2020) to Revision J (August 2023)	Page
• パッケージ・リード・サイズを含めるよう「パッケージ情報」表を更新	1
• BQA パッケージを追加	1
Changes from Revision H (May 2018) to Revision I (October 2020)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• Added NMN Package, 12-Pin nFBGA.....	5
Changes from Revision G (September 2017) to Revision H (May 2018)	Page
• Changed maximum values for maximum data rate within <i>Switching Characteristics</i> : $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ table	17
Changes from Revision F (December 2014) to Revision G (September 2017)	Page
• 「製品情報」表を変更.....	1
• Deleted GXU references throughout.....	5
• Added Junction temperature in the <i>Absolute Maximum Ratings</i>	9
• Reformatted <i>Electrical Characteristics</i>	11
• Added <i>Receiving Notification of Documentation Updates and Community Resources</i>	26
• Added <i>Basics of Voltage Translation</i> to Related Documentation.....	26

Changes from Revision E (August 2013) to Revision F (December 2014)	Page
「ピン構成および機能」セクション、「取り扱いに関する定格」の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 1 - Deleted the Package thermal impedance information from the Absolute max ratings table into the Thermal Information table. Moved the T_{stg} row into the new Handling Ratings table. 9 - Changed the last 2 rows of MIN MAX (24 MAX and 2 MAX) to the MIN columns, in the first switching characteristics table 13	
Changes from Revision D (May 2008) to Revision E (August 2013)	Page
「注文情報」表を削除..... 1	

5 Pin Configuration and Functions




図 5-1. ZXU Package, 12-Pin MICROSTAR JUNIOR (Top View)




図 5-2. NMN Package, 12-Pin nFBGA (Top View)

表 5-1. Pin Functions: ZXU/ NMN

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
A1	A1	I/O	Input/output A1. Referenced to V_{CCA} .
A2	A2	I/O	Input/output A2. Referenced to V_{CCA} .
A3	A3	I/O	Input/output A3. Referenced to V_{CCA} .
A4	A4	I/O	Input/output A4. Referenced to V_{CCA} .
C1	B1	I/O	Input/output B1. Referenced to V_{CCB} .
C2	B2	I/O	Input/output B2. Referenced to V_{CCB} .
C3	B3	I/O	Input/output B3. Referenced to V_{CCB} .
C4	B4	I/O	Input/output B4. Referenced to V_{CCB} .
B4	GND	—	Ground
B3	OE	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
B2	V_{CCA}	—	A-port supply voltage. $1.65\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$.
B1	V_{CCB}	—	B-port supply voltage. $2.3\text{ V} \leq V_{CCB} \leq 5.5\text{ V}$.

(1) I = input, O = output





図 5-3. YZT Package, 12-Pin DSBGA (Top View)

表 5-2. Pin Functions: DSBGA


PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
A3	A1	I/O	Input/output A1. Referenced to V_{CCA} .
B3	A2	I/O	Input/output A2. Referenced to V_{CCA} .
C3	A3	I/O	Input/output A3. Referenced to V_{CCA} .
D3	A4	I/O	Input/output A4. Referenced to V_{CCA} .
A1	B1	I/O	Input/output B1. Referenced to V_{CCB} .
B1	B2	I/O	Input/output B2. Referenced to V_{CCB} .
C1	B3	I/O	Input/output B3. Referenced to V_{CCB} .
D1	B4	I/O	Input/output B4. Referenced to V_{CCB} .
D2	GND	—	Ground
C2	OE	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
B2	V_{CCA}	—	A-port supply voltage. $1.65\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$.
A2	V_{CCB}	—	B-port supply voltage. $2.3\text{ V} \leq V_{CCB} \leq 5.5\text{ V}$.

(1) I = input, O = output




NC - No internal connection

5-4. BQA Package, 14-Pin WQFN (Top View)



NC - No internal connection

5-5. RGY Package, 14-Pin VQFN (Top View)



NC - No internal connection

5-6. D and PW Package, 14-Pin SOIC and TSSOP (Top View)

表 5-3. Pin Functions: D, PW, or RGY

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
A1	2	I/O	Input/output A1. Referenced to V _{CCA} .
A2	3	I/O	Input/output A2. Referenced to V _{CCA} .
A3	4	I/O	Input/output A3. Referenced to V _{CCA} .
A4	5	I/O	Input/output A4. Referenced to V _{CCA} .
B1	13	I/O	Input/output B1. Referenced to V _{CCB} .
B2	12	I/O	Input/output B2. Referenced to V _{CCB} .
B3	11	I/O	Input/output B3. Referenced to V _{CCB} .
B4	10	I/O	Input/output B4. Referenced to V _{CCB} .
GND	7	—	Ground
OE	8	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
V _{CCA}	1	—	A-port supply voltage. 1.65 V ≤ V _{CCA} ≤ 3.6 V and V _{CCA} ≤ V _{CCB} .
V _{CCB}	14	—	B-port supply voltage. 2.3 V ≤ V _{CCB} ≤ 5.5 V.
Thermal Pad		—	For the RGY package, the exposed center thermal pad must be connected to ground




図 5-7. RUT Package, 12-Pin UQFN (Transparent Top View)

表 5-4. Pin Functions: RUT

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
A1	2	I/O	Input/output A1. Referenced to V_{CCA} .
A2	3	I/O	Input/output A2. Referenced to V_{CCA} .
A3	4	I/O	Input/output A3. Referenced to V_{CCA} .
A4	5	I/O	Input/output A4. Referenced to V_{CCA} .
B1	10	I/O	Input/output B1. Referenced to V_{CCB} .
B2	9	I/O	Input/output B2. Referenced to V_{CCB} .
B3	8	I/O	Input/output B3. Referenced to V_{CCB} .
B4	7	I/O	Input/output B4. Referenced to V_{CCB} .
GND	6	—	Ground
OE	12	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
V_{CCA}	1	—	A-port supply voltage. $1.65\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$.
V_{CCB}	11	—	A-port supply voltage. $1.65\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$.

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{CCA}		−0.5	4.6	V
Supply voltage, V_{CCB}		−0.5	6.5	V
Input voltage, V_I ⁽²⁾	A port	−0.5	4.6	V
	B port	−0.5	6.5	
Voltage range applied to any output in the high-impedance or power-off state, V_O ⁽²⁾	A port	−0.5	4.6	V
	B port	−0.5	6.5	
Voltage range applied to any output in the high or low state, V_O ^{(2) (3)}	A port	−0.5	$V_{CCA} + 0.5$	V
	B port	−0.5	$V_{CCB} + 0.5$	
Input clamp current, I_{IK}	$V_I < 0$		−50	mA
Output clamp current, I_{OK}	$V_O < 0$		−50	mA
Continuous output current, I_O		−50	50	mA
Continuous current through each V_{CCA} , V_{CCB} , or GND		−100	100	mA
Operating junction temperature, T_J			150	°C
Storage temperature, T_{STG}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	A Port	±2000	V
		B Port	±15	kV
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	A Port	±1000	V
		B Port	±1000	
	Machine model (MM)	A Port	±200	V
		B Port	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	Supply voltage ⁽³⁾			1.65	3.6	V
V _{CCB}	Supply voltage ⁽³⁾			2.3	5.5	V
V _{IH}	High-level input voltage	A-port I/Os	1.65 V to 1.95 V	2.3 V to 5.5 V	V _{CCI} – 0.2	V
			2.3 V to 3.6 V	2.3 V to 5.5 V	V _{CCI} – 0.4	
		B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCI} – 0.4	
		OE input	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCA} × 0.65	
V _{IL}	Low-level input voltage	A-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	V
		B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	
		OE input	1.65 V to 3.6 V	2.3 V to 5.5 V	0	
Δt/Δv	Input transition rise or fall rate	A-port I/Os push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V	10	ns/V
		B-port I/Os push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V	10	
		Control input	1.65 V to 3.6 V	2.3 V to 5.5 V	10	
T _A	Operating free-air temperature			–40	85	°C

(1) V_{CCI} is the supply voltage associated with the input port.

(2) V_{CCO} is the supply voltage associated with the output port.

(3) V_{CCA} must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.

6.4 Thermal Information: ZXU, YZT, and NMN

THERMAL METRIC ⁽¹⁾		TXS0104E			UNIT
		ZXU (BGA MICROSTAR JUNIOR) ⁽²⁾	YZT (DSBGA)	NMN (NFGBA)	
		12 PINS	12 PINS	12 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	132.0	89.2	134.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	98.4	0.9	90.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	68.7	14.4	88.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	3.1	3.0	4.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	68.2	14.4	89.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information: D, PW, and RGY

THERMAL METRIC ⁽¹⁾		TXS0104E			UNIT
		D (SOIC) ⁽¹⁾	PW (TSSOP) ⁽²⁾	RGY (VQFN) ⁽³⁾	
		14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	90.4	120.1	56.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.1	49.4	68.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	45.0	61.8	32.1	°C/W
ψ _{JT}	Junction-to-top characterization parameter	14.4	6.2	3.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	44.7	61.2	32.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	12.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The package thermal impedance is calculated in accordance with JESD 51-7.
- (3) The package thermal impedance is calculated in accordance with JESD 51-5.

6.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾ ⁽³⁾

PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{OHA}	Port A output high voltage I _{OH} = –20 μA, V _{IB} ≥ V _{CCB} – 0.4 V T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCA} × 0.8			V
V _{OLA}	Port A output low voltage I _{OL} = 1 mA, V _{IB} ≤ 0.15 V T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V
V _{OHB}	Port B output high voltage I _{OH} = –20 μA, V _{IA} ≥ V _{CCA} – 0.2 V T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCB} × 0.8			V
V _{OLB}	Port B output low voltage I _{OL} = 1 mA, V _{IA} ≤ 0.15 V T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V
I _I	Input leakage current OE: V _I = V _{CCI} or GND T _A = 25°C	1.65 V to 3.6 V	2.3 V to 5.5 V	–1		1	μA
	V _I = V _{CCI} or GND T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V	–2		2	
I _{OZ}	High-impedance state output current A or B port: OE = V _{IL} T _A = 25°C	1.65 V to 3.6 V	2.3 V to 5.5 V	–1		1	μA
	A or B port: OE = V _{IL} T _A = –40°C to 85°C	1.65 V to 3.6 V	2.3 V to 5.5 V	–2		2	
I _{CCA}	V _{CCA} supply current V _I = V _O = Open, I _O = 0 T _A = –40°C to 85°C	1.65 V to V _{CCB}	2.3 V to 5.5 V			2.4	μA
		3.6 V	0			2.2	
		0	5.5 V			–1	
I _{CCB}	V _{CCB} supply current V _I = V _O = Open, I _O = 0 T _A = –40°C to 85°C	1.65 V to V _{CCB}	2.3 V to 5.5 V			12	μA
		3.6 V	0			–1	
		0	5.5 V			1	
I _{CCA} + I _{CCB}	Combined supply current V _I = V _O = Open, I _O = 0 T _A = –40°C to 85°C	1.65 V to V _{CCB}	2.3 V to 5.5 V			14.4	μA
C _I	Input capacitance OE: T _A = 25°C	3.3 V	3.3 V		2.5		pF
	OE: T _A = –40°C to 85°C	3.3 V	3.3 V			3.5	

6.6 Electrical Characteristics (続き)

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾ ⁽³⁾

PARAMETER	TEST CONDITIONS	V_{CCA}	V_{CCB}	MIN	TYP	MAX	UNIT
C_{io} Input-to-output internal capacitance	A port: $T_A = 25^\circ\text{C}$	3.3 V	3.3 V		5		pF
		3.3 V	3.3 V			6.5	
	B port: $T_A = -40^\circ\text{C}$ to 85°C	3.3 V	3.3 V		12		
		3.3 V	3.3 V			16.5	

- (1) V_{CCI} is the supply voltage associated with the input port.
 (2) V_{CCO} is the supply voltage associated with the output port.
 (3) V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.

6.7 Timing Requirements: $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$ (unless otherwise noted)

			MIN	MAX	UNIT
Data rate	Push-pull driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		24	Mbps
	Open-drain driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		2	
t_w Pulse duration	Push-pull driving	Data inputs $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	41		ns
	Open-drain driving	Data inputs $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	500		

6.8 Timing Requirements: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted)

			MIN	MAX	UNIT
Data rate	Push-pull driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		24	Mbps
	Open-drain driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		2	
t_w Pulse duration	Push-pull driving	Data inputs $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	41		ns
	Open-drain driving	Data inputs $V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$ $V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	500		

6.9 Timing Requirements: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

			MIN	MAX	UNIT
Data rate	Push-pull driving	$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		24	Mbps
	Open-drain driving	$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$ $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		2	

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

				MIN	MAX	UNIT
t_w	Pulse duration	Push-pull driving	Data inputs	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	41	ns
		Open-drain driving	Data inputs	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	500	

6.10 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
t_{PHL}	Propagation delay time (high-to-low output)	A-to-B	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	4.6	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.7	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	5.8	
			Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.9	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.9	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	3	
t_{PLH}	Propagation delay time (low-to-high output)	A-to-B	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	6.8	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	6.8	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	7	
			Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	45	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	27	
t_{PHL}	Propagation delay time (high-to-low output)	B-to-A	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	4.4	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.5	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.7	
			Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.9	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.1	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1.2	
t_{PLH}	Propagation delay time (low-to-high output)	B-to-A	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	5.3	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.5	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	0.5	
			Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	45	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	27	
t_{en}	Enable time	OE-to-A or B		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	200	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	200	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	200	
t_{dis}	Disable time	OE-to-A or B		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	50	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	40	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	35	
t_{rA}	Input rise time	A-port rise time	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3.2	ns
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2	
			Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	38	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	30	
				$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	22	

6.10 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (続き)

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
t_{rB}	Input rise time	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	4	10.8	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.7	9.1	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2.7	7.6	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	34	145	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	23	106	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	10	58	

6.10 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (続き)

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
t_{fA}	Input fall time	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2	5.9	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.9	6	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1.7	13.3	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	4.4	6.9	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.3	6.4	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.2	6.1	
t_{fB}	Input fall time	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.9	7.6	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.8	7.5	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2.8	8.8	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	6.9	13.8	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	7.5	16.2	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	7	16.2	
$t_{SK(O)}$	Skew (time), output	Channel-to-channel skew		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1	ns
		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1			
		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1			
	Maximum data rate	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	24	Mbps	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	24		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	24		
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2		
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2		

6.11 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
t_{PHL} Propagation delay time (high-to-low output)	A-to-B	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		3.2	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.3	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		3.4	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.7	6.3	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	6	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2.1	5.8	
t_{PLH} Propagation delay time (low-to-high output)	A-to-B	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		3.5	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.1	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		4.4	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	43	250	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	36	206	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	27	190	
t_{PHL} Propagation delay time (high-to-low output)	B-to-A	Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		3	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.6	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		4.3	
		Open-drain driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.8	4.7	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.6	4.2	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1.2	4	

6.11 Switching Characteristics: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (続き)

over recommended operating free-air temperature range, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
t _{PLH}	Propagation delay time (low-to-high output)	B-to-A	Push-pull driving	V _{CCB} = 2.5 V ± 0.2 V	2.5	ns	
				V _{CCB} = 3.3 V ± 0.3 V	1.6		
				V _{CCB} = 5 V ± 0.5 V	0.7		
		Open-drain driving	V _{CCB} = 2.5 V ± 0.2 V	44	170		
			V _{CCB} = 3.3 V ± 0.3 V	37	140		
			V _{CCB} = 5 V ± 0.5 V	27	103		
t _{en}	Enable time	OE-to-A or B	V _{CCB} = 2.5 V ± 0.2 V	200	ns		
			V _{CCB} = 3.3 V ± 0.3 V	200			
			V _{CCB} = 5 V ± 0.5 V	200			
t _{dis}	Disable time	OE-to-A or B	V _{CCB} = 2.5 V ± 0.2 V	50	ns		
			V _{CCB} = 3.3 V ± 0.3 V	40			
			V _{CCB} = 5 V ± 0.5 V	35			
t _{rA}	Input rise time	A-port rise time	Push-pull driving	V _{CCB} = 2.5 V ± 0.2 V	2.8	ns	
				V _{CCB} = 3.3 V ± 0.3 V	2.6		
				V _{CCB} = 5 V ± 0.5 V	1.8		
		Open-drain driving	V _{CCB} = 2.5 V ± 0.2 V	34	149		
			V _{CCB} = 3.3 V ± 0.3 V	28	121		
			V _{CCB} = 5 V ± 0.5 V	24	89		
t _{rB}	Input rise time	B-port rise time	Push-pull driving	V _{CCB} = 2.5 V ± 0.2 V	3.2	ns	
				V _{CCB} = 3.3 V ± 0.3 V	2.9		7.2
				V _{CCB} = 5 V ± 0.5 V	2.4		6.1
		Open-drain driving	V _{CCB} = 2.5 V ± 0.2 V	35	151		
			V _{CCB} = 3.3 V ± 0.3 V	24	112		
			V _{CCB} = 5 V ± 0.5 V	12	64		
t _{fA}	Input fall time	A-port fall time	Push-pull driving	V _{CCB} = 2.5 V ± 0.2 V	1.9	ns	
				V _{CCB} = 3.3 V ± 0.3 V	1.9		5.5
				V _{CCB} = 5 V ± 0.5 V	1.8		5.3
		Open-drain driving	V _{CCB} = 2.5 V ± 0.2 V	4.4	6.9		
			V _{CCB} = 3.3 V ± 0.3 V	4.3	6.2		
			V _{CCB} = 5 V ± 0.5 V	4.2	5.8		
t _{fB}	Input fall time	B-port fall time	Push-pull driving	V _{CCB} = 2.5 V ± 0.2 V	2.2	ns	
				V _{CCB} = 3.3 V ± 0.3 V	2.4		6.7
				V _{CCB} = 5 V ± 0.5 V	2.6		6.6
		Open-drain driving	V _{CCB} = 2.5 V ± 0.2 V	5.1	8.8		
			V _{CCB} = 3.3 V ± 0.3 V	5.4	9.4		
			V _{CCB} = 5 V ± 0.5 V	5.4	10.4		
t _{SK(O)}	Skew (time), output	Channel-to-channel skew	V _{CCB} = 2.5 V ± 0.2 V	1	ns		
			V _{CCB} = 3.3 V ± 0.3 V	1			
			V _{CCB} = 5 V ± 0.5 V	1			

6.11 Switching Characteristics: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (続き)

over recommended operating free-air temperature range, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
Maximum data rate		Push-pull driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	24		Mbps
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	24		
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	24		
		Open-drain driving	$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	2		
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	2		
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	2		

6.12 Switching Characteristics: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
t _{PHL}	Propagation delay time (high-to-low output)	A-to-B	Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2.4	ns	
				V _{CCB} = 5 V ± 0.5 V	3.1		
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	1.3		4.2
				V _{CCB} = 5 V ± 0.5 V	1.4		4.6
t _{PLH}	Propagation delay time (low-to-high output)		Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	4.2		
				V _{CCB} = 5 V ± 0.5 V	4.4		
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	36		204
				V _{CCB} = 5 V ± 0.5 V	28		165
t _{PHL}	Propagation delay time (high-to-low output)	B-to-A	Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2.5	ns	
				V _{CCB} = 5 V ± 0.5 V	3.3		
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	1		124
				V _{CCB} = 5 V ± 0.5 V	1		97
t _{PLH}	Propagation delay time (low-to-high output)		Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2.5		
				V _{CCB} = 5 V ± 0.5 V	2.6		
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	3		139
				V _{CCB} = 5 V ± 0.5 V	3		105
t _{en}	Enable time	OE-to-A or B	V _{CCB} = 3.3 V ± 0.3 V	200	ns		
			V _{CCB} = 5 V ± 0.5 V	200			
t _{dis}	Disable time	OE-to-A or B	V _{CCB} = 3.3 V ± 0.3 V	40	ns		
			V _{CCB} = 5 V ± 0.5 V	35			
t _{rA}	Input rise time	A-port rise time	Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2.3	ns	
				V _{CCB} = 5 V ± 0.5 V	1.9		4.8
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	25		116
				V _{CCB} = 5 V ± 0.5 V	19		85
t _{rB}	Input rise time	B-port rise time	Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2.5	ns	
				V _{CCB} = 5 V ± 0.5 V	2.1		7.4
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	26		116
				V _{CCB} = 5 V ± 0.5 V	26		116
t _{fA}	Input fall time	A-port fall time	Push-pull driving	V _{CCB} = 3.3 V ± 0.3 V	2	ns	
				V _{CCB} = 5 V ± 0.5 V	1.9		5
			Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	4.3		6.1
				V _{CCB} = 5 V ± 0.5 V	4.2		5.7

6.12 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (続き)

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
t_{FB} Input fall time	B-port fall time	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	7.4
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2.4	7.6
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	5	7.6
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.8	8.3
$t_{SK(O)}$ Skew (time), output	Channel-to-channel skew		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	ns
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	
Maximum data rate		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	24	Mbps
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	24	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2	

6.13 Typical Characteristics




図 6-1. Low-Level Output Voltage ($V_{OL(Ax)}$) vs Low-Level Current ($I_{OL(Ax)}$)




図 6-2. Low-Level Output Voltage ($V_{OL(Ax)}$) vs Low-Level Current ($I_{OL(Ax)}$)




図 6-3. Low-Level Output Voltage ($V_{OL(Ax)}$) vs Low-Level Current ($I_{OL(Ax)}$)

7 Parameter Measurement Information

7.1 Load Circuits




図 7-1. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver





図 7-2. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver



TEST	S1
t_{PZL} / t_{PLZ} (t_{dis})	$2 \times V_{CCO}$
t_{PHZ} / t_{PZH} (t_{en})	Open

図 7-3. Load Circuit for Enable-Time and Disable-Time Measurement

1. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
2. t_{PZL} and t_{PZH} are the same as t_{en} .
3. V_{CCI} is the V_{CC} associated with the input port.
4. V_{CCO} is the V_{CC} associated with the output port.

7.2 Voltage Waveforms

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- $\text{PRR} \leq 10 \text{ MHz}$
- $Z_O = 50 \, \Omega$
- $dv/dt \geq 1 \text{ V/ns}$




Figure 7-4. Pulse Duration





Figure 7-5. Propagation Delay Times



- A. Waveform 1 is for an output with internal such that the output is high, except when OE is high (see Figure 7-3).
 B. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.


Figure 7-6. Enable and Disable Times

8 Detailed Description

8.1 Overview

The TXS0104E device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. 10-k Ω pullup resistors, commonly used in open drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open drain applications, the device can also translate push-pull CMOS logic outputs.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TXS0104E architecture (see [Figure 8-1](#)) does not require a direction-control signal in order to control the direction of data flow from A to B or from B to A.




Figure 8-1. Architecture of a TXS01xx Cell

Each A-port I/O has an internal 10-kΩ pullup resistor to V_{CCA} , and each B-port I/O has an internal 10-kΩ pullup resistor to V_{CCB} . The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T2) for a short duration which speeds up the low-to-high transition.

8.3.2 Input Driver Requirements

The fall time (t_{fA} , t_{fB}) of a signal depends on the output impedance of the external device driving the data I/Os of the TXS0104E device. Similarly, the t_{PHL} and maximum data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω.

8.3.3 Power Up

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first.

8.3.4 Enable and Disable

The TXS0104E device has an OE input that disables the device by setting OE low, which places all I/Os in the high-impedance state. The disable time (t_{dis}) indicates the delay between the time when the OE pin goes low and when the outputs actually enter the high-impedance state. The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE pin is taken high.

8.3.5 Pullup and Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-kΩ pullup resistor to V_{CCA} , and each B-port I/O has an internal 10-kΩ pullup resistor to V_{CCB} . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10-kΩ resistors).

8.4 Device Functional Modes

The TXS0104E device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The TXS0104E device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The TXS0104E device is an excellent choice for applications where an open-drain driver is connected to the data I/Os. The TXS0104E device can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0104 device might be a better option for such push-pull applications.

9.2 Typical Application




図 9-1. Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXS0104E device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXS0104E device is driving to determine the output voltage range.
 - The TXS0104E device has 10-k Ω internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.
- An external pull down resistor decreases the output V_{OH} and V_{OL} . Use 式 1 to calculate the V_{OH} as a result of an external pull down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10\text{ k}\Omega) \quad (1)$$

where

V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}

R_{PD} is the value of the external pull down resistor

9.2.3 Application Curve




図 9-2. Level-Translation of a 2.5-MHz Signal

9.3 Power Supply Recommendations

The TXS0104E device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCB} accepts any supply voltage from 2.3 V to 5.5 V and V_{CCA} accepts any supply voltage from 1.65 V to 3.6 V as long as V_S is less than or equal to V_{CCB} . The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The TXS0104E device does not require power sequencing between V_{CCA} and V_{CCB} during power-up so the power-supply rails can be ramped in any order. A V_{CCA} value greater than or equal to V_{CCB} ($V_{CCA} \geq V_{CCB}$) does not damage the device, but during operation, V_{CCA} must be less than or equal to V_{CCB} ($V_{CCA} \leq V_{CCB}$) at all times.

The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. For the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

9.4 Layout

9.4.1 Layout Guidelines

For device reliability, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one shot duration, approximately 30 ns, and encounters low impedance at the source driver.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

9.4.2 Layout Example




図 9-3. TXS0104E Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Effects of External Pullup and Pulldown Resistors on TXS and TXB Devices application report](#)
- Texas Instruments, [Basics of Voltage Translation application report](#)
- Texas Instruments, [A Guide to Voltage Translation With TXS-Type Translators application report](#)

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.4 Trademarks

NanoFree™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TXS0104EBQAR	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	SELECTIVE AG (TOP SIDE)	Level-1-260C-UNLIM	-40 to 125	YF04E
TXS0104EBQAR.A	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	SELECTIVE AG (TOP SIDE)	Level-1-260C-UNLIM	-40 to 125	YF04E
TXS0104ED	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104ED.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104EDG4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104EDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104EDR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104EDR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXS0104E
TXS0104EDRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TXS0104E
TXS0104EDRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TXS0104E
TXS0104EDRG4.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TXS0104E
TXS0104ENMNR	Active	Production	NFBGA (NMN) 12	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	29XW
TXS0104ENMNR.B	Active	Production	NFBGA (NMN) 12	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	29XW
TXS0104EPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF04E
TXS0104EPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF04E
TXS0104EPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF04E
TXS0104EPWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF04E
TXS0104ERGYR	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YF04E
TXS0104ERGYR.A	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YF04E
TXS0104ERGYR.B	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YF04E
TXS0104ERGYRG4	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YF04E
TXS0104ERUTR	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RP
TXS0104ERUTR.A	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RP
TXS0104EYZTR	Active	Production	DSBGA (YZT) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	2N
TXS0104EYZTR.B	Active	Production	DSBGA (YZT) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	2N

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXS0104E :

- Automotive : [TXS0104E-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0104EBQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
TXS0104EDR	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXS0104EDRG4	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXS0104ENMNR	NFBGA	NMN	12	2500	180.0	8.4	2.3	2.8	1.15	4.0	8.0	Q2
TXS0104EPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXS0104ERGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXS0104ERUTR	UQFN	RUT	12	3000	180.0	8.4	2.0	2.3	0.75	4.0	8.0	Q1
TXS0104EYZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0104EBQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
TXS0104EDR	SOIC	D	14	2500	353.0	353.0	32.0
TXS0104EDRG4	SOIC	D	14	2500	353.0	353.0	32.0
TXS0104ENMNR	NFBGA	NMN	12	2500	210.0	185.0	35.0
TXS0104EPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TXS0104ERGYR	VQFN	RGY	14	3000	360.0	360.0	36.0
TXS0104ERUTR	UQFN	RUT	12	3000	210.0	185.0	35.0
TXS0104EYZTR	DSBGA	YZT	12	3000	182.0	182.0	20.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TXS0104ED	D	SOIC	14	50	506.6	8	3940	4.32
TXS0104ED.B	D	SOIC	14	50	506.6	8	3940	4.32
TXS0104EDG4	D	SOIC	14	50	506.6	8	3940	4.32

GENERIC PACKAGE VIEW


RGY 14

VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231541/A



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4219040/A 09/2015

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X


4219040/A 09/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

YZT (R-XBGA-N12)


(CUSTOM) DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


BQA 14


WQFN - 0.8 mm max height

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.






4224636/A 11/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 20X



4224636/A 11/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

BQA0014A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD





SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
88% PRINTED COVERAGE BY AREA
SCALE: 20X



4224636/A 11/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



OPTIONAL TERMINAL & PIN 1 ID



4220310/A 11/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE STENCIL DESIGN

RUT0012A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 30X

4220310/A 11/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




4225768/A 03/2020


NOTES:

NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE: 20X




SOLDER MASK DETAILS
NOT TO SCALE

4225768/A 03/2020

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
 BASED ON 0.100 mm THICK STENCIL
 SCALE: 20X

4225768/A 03/2020

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PW0014A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月