





TUSB1002A JAJSF24C - MARCH 2018 - REVISED JULY 2024


TUSB1002A USB3.2 10Gbps デュアル チャネル、リニア リドライバ

1 特長

- USB 3.2 x1 SuperSpeed (5Gbps) および SuperSpeedPlus (10Gbps) をサポート
- PCI Express Gen3、SATA Express、SATA Gen3 を サポート
- 超低消費電力アーキテクチャ:
 - U2、U3 を切断:1.9mW 未満
 - シャットダウン: < 700µW
- 出力電圧スイングの線形領域を 1200mVpp まで調整 可能
- ホスト/デバイス側の要件が不要
- 10Gbps において、16dB まで 16 通りの設定によるリ ニアイコライゼーションが可能
- DC イコライゼーション ゲインを調整可能
- ホットプラグ対応
- LVPE502A および LVPE512 USB 3.0 リドライバとピ ン単位で互換
- TUSB1002 リドライバとピン単位で互換
- 温度範囲:0℃~70℃ (商業用) および -40℃~85℃ (産業用)
- ±5kV HBM ESD
- 単一の 3.3V 電源で利用可能。
- 4mm×4mm VQFN で供給

2 アプリケーション

- ノート PC およびデスクトップ PC
- テレビ
- タブレット
- 携帯電話
- アクティブ・ケーブル
- ドッキング・ステーション



概略回路図

3 概要

TUSB1002A は、業界初のデュアル チャネルの USB 3.2 x1 SuperSpeedPlus (SSP) リドライバ / 信号コンディショ ナです。このデバイスは超低電力アーキテクチャにより 3.3V 電源で動作し、低消費電力を実現します。このデバ イスは USB 3.2 の低電力モードをサポートしているため、 アイドル時の消費電力をさらに減らすことができます。

TUSB1002A にはリニア イコライザが実装されており、シ ンボル間干渉 (ISI) による 16dB までの損失に対応できま す。USB 信号が PCB やケーブル上で伝送されるとき、損 失やシンボル間干渉によりシグナル インテグリティが低下 します。リニアイコライザがチャネル損失を補正するので、 チャネル長を延長し、システムで USB 準拠を達成できる ようになります。 デュアル レーン実装と小型のパッケージ により、TUSB1002A は USB 3.2 のパス内に柔軟に配置 できます。

TUSB1002A は、24 ピンの 4mm × 4mm VQFN で供給 されます。また、商業用グレード (TUSB1002A) と産業用 グレード (TUSB1002AI) のいずれかを選択できます。

製品情報

部品番号 (1)	温度	パッケージ	パッケージ サイズ (2)
TUSB1002A	T _A = 0°C~70°C		
TUSB1002AI	T _A = −40°C∼ 85°C	RGE (VQFN, 24)	4mm × 4mm

- 供給されているすべてのパッケージについては、セクション 10 を 参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。





Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	1
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5
5.5 Electrical Characteristics	
5.6 Timing Requirements	
5.7 Switching Characteristics	
5.8 Typical Characteristics	
6 Detailed Description	14
6.1 Overview	14
6.2 Functional Block Diagram	14
6.3 Feature Description	
6.4 Device Functional Modes	
6.5 U0 Mode	18

6.6 U1 Mode	18
6.7 U2/U3 Mode	18
7 Application and Implementation	19
7.1 Application Information	19
7.2 Typical USB3.2 Application	19
7.3 Typical SATA, PCle and SATA Express	
Application	<mark>23</mark>
7.4 Power Supply Recommendations	26
7.5 Layout	26
8 Device and Documentation Support	<mark>28</mark>
8.1ドキュメントの更新通知を受け取る方法	
8.2 サポート・リソース	28
8.3 Trademarks	
8.4 静電気放電に関する注意事項	28
8.5 用語集	28
9 Revision History	28
10 Mechanical, Packaging, and Orderable	
Information	29



4 Pin Configuration and Functions




図 4-1. RGE Package, 24-Pin VQFN (Top View)

表 4-1. Pin Functions

P	IN	TVDE	INTERNAL PULLUP	DESCRIPTION
NAME	NO.	90Ω Differential	PULLDOWN	DESCRIPTION
RX1P	9	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1
RX1N	8	Input	_	Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1
RX2P	19	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2
RX2N	20	Input	_	Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.
TX1P	22	90Ω Differential		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1.
TX1N	23	Output	_	Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1.
TX2P	12	Output 90Ω Differential Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2.
TX2N	11	Output	_	Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.
CH1_EQ1	2	I (4-level)		CH1_EQ1. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-2 for details of timing. This pin along with CH1_EQ2 allows for up to 16 equalization settings.
CH1_EQ2	3	I (4-level)	signals Differer signals CH1_E of this timing. CH1_E of this timing. CH2_E of this timing.	CH1_EQ2. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-2 for details of timing. This pin along with CH1_EQ1 allows for up to 16 equalization settings.
CH2_EQ1	16	I (4-level)		CH2_EQ1. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-2 for details of timing. This pin along with CH2_EQ2 allows for up to 16 equalization settings.
CH2_EQ2	17	I (4-level)		CH2_EQ2. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-2 for details of timing. This pin along with CH2_EQ1 allows for up to 16 equalization settings.
EN	5	l (2-level)	PU (approx 400 K)	EN. Places TUSB1002A into shutdown mode when asserted low. Normal operation when pin is asserted high. When in shutdown, TUSB1002A's receiver terminations are high impedance and tx/rx channels are disabled.



表 4-1. Pin Functions (続き)

P	IN	TYPE	INTERNAL PULLUP	DESCRIPTION	
NAME	NO.	TTPE	PULLDOWN	DESCRIPTION	
CFG1	4	l (4-level)	PU (approx 45K) PD (approx 95K)	CFG1. This pin along with CFG2 selects the VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to 区 5-2 for details of timing. Refer to 表 6-3 for VOD linearity range and DC gain options.	
CFG2	15	l (4-level)	PU (approx 45K) PD (approx 95K)	CFG2. This pin along with CFG1 sets the VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to 区 5-2 for details of timing. Refer to 表 6-3 for VOD linearity range and DC gain options.	
MODE	7	l (4-level)	PULLDOWN CFG1. This pin along with CFG2 selects the VOD linearity range and DC gai both channels 1 and 2. The state of this pin is sampled after the rising edge EN. Refer to 図 5-2 for details of timing. Refer to 表 6-3 for VOD linearity range and DC gain options. CFG2. This pin along with CFG1 sets the VOD linearity range and DC gain footh channels 1 and 2. The state of this pin is sampled after the rising edge EN. Refer to 図 5-2 for details of timing. Refer to 表 6-3 for VOD linearity range and DC gain footh channels 1 and 2. The state of this pin is sampled after the rising edge EN. Refer to 図 5-2 for details of timing. Refer to 表 6-3 for VOD linearity range and DC gain options. MODE. This pin is for selecting different modes of operation. The state of this is sampled after the rising edge of EN. Refer to 図 5-2 for details of timing. 0 = Basic Redriver Mode. R = PCIe / Test Mode. PCIe Mode and TI Internal use only F = USB3.2 x1 Dual Channel Operation enabled (TUSB1002A normal mode 1 = USB3.2 x1 Single-channel operation. RSVD1. Under normal operation, this pin is driven low by TUSB1002A. Recommend leaving this pin unconnected on PCB. DCBOOST#. This pin when asserted low increases the DC Gain level define 表 6-3 by +1dB unless already at +2dB. If DC Gain level defined in 表 6-3 is		
RSVD1	24	0	_		
DCBOOST #	14	l (2-level)	PU (approx 400 K)	already at +2dB, then asserting this pin low will not change the DC Gain level. This pin can be left unconnected if this function is not needed. 1 = DC Gain defined by 表 6-3.	
VCC	1, 13	Power	_	3.3V (±10%) Supply.	
GND	6, 10, 18, 21	GND		Ground	
Thermal pad			_	and DC gain options. MODE. This pin is for selecting different modes of operation. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-2 for details of timing. 0 = Basic Redriver Mode. R = PCle / Test Mode. PCle Mode and TI Internal use only F = USB3.2 x1 Dual Channel Operation enabled (TUSB1002A normal mode). 1 = USB3.2 x1 Single-channel operation. RSVD1. Under normal operation, this pin is driven low by TUSB1002A. Recommend leaving this pin unconnected on PCB. DCBOOST#. This pin when asserted low increases the DC Gain level defined in 表 6-3 by +1dB unless already at +2dB. If DC Gain level defined in 表 6-3 is already at +2dB, then asserting this pin low will not change the DC Gain level. This pin can be left unconnected if this function is not needed. 1 = DC Gain defined by 表 6-3. 0 = DC Gain defined by 表 6-3 is increased by +1dB. 3.3V (±10%) Supply. Ground	

4

Product Folder Links: TUSB1002A English Data Sheet: SLLSF63

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply Voltage Range	Vcc	-0.3	4	V
	Differential voltage for RX1P/N and RX2P/N	-2.5	2.5	V
Voltage Range on I/O pins	Voltage at RX pins	-0.5	4	V
J	Voltage on Control pins	-0.5	4	V
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Floatractatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±5000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{PSN}	Supply noise on V _{CC} pins			100	mV
V _{PSN} S	TUSB1002A Ambient temperature	0		70	°C
	TUSB1002Al Ambient temperature	-40		85	°C
_	TUSB1002A Junction temperature	0		3.6 100 70	°C
1 J	TUSB1002Al Junction temperature	-40		105	°C

5.4 Thermal Information

		TUSB1002A	
	THERMAL METRIC ⁽¹⁾	RGE (VQFN)	UNIT
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	41.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



5.5 Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
POWER					
P _{U0_SSP_1200m} V	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 1200mV.	At 10Gbps; V _{CC} = 3.3V; EN = 1; Pattern = CP9; V _{OD} = 1200mVpp		330	mW
P _{U0_SSP_1000m} V	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 1000mV.	At 10Gbps; V _{CC} = 3.3V; EN = 1; Pattern = CP9; V _{OD} = 1000mVpp		310	mW
P _{U0_SSP_900m} V	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 900mV.	At 10Gbps; V _{CC} = 3.3V; EN = 1; Pattern = CP9; V _{OD} = 900mVpp		295	mW
P _{U1}	Power in U1 with linear range set to 1200mV.	In U1; V _{CC} = 3.3V; EN = 1; V _{OD} = 1200mVpp		330	mW
P _{U2U3}	Power when in U2/U3 state.	V _{CC} = 3.3V; EN = 1; Both channels in U2/U3;		1.5	mW
P _{DISCONNECT_NONE}	Power when no USB device detected on both TX1P/N and TX2P/N.	V _{CC} = 3.3V; EN = 1; RX1 and RX2 termination disabled;		1.9	mW
P _{DISCONNECT_ONE}	Power when a single USB device detected on either TX1P/N or TX2P/N.	V _{CC} = 3.3V; EN = 1; Either RX1 or RX2 termination enabled but not both enabled;		1.9	mW
P _{SHUTDOWN}	Shutdown power when EN = 0.	VCC = 3.3V; EN = 0;		0.7	mW
4-level Inputs (CFC	G[2:1], MODE, CH1_EQ[2:1], CH	2_EQ[2:1])			
	Threshold "0" / "R"	V _{CC} = 3.3V		0.55	V
V_{TH}	Threshold "R" / "F"	V _{CC} = 3.3V		1.65	V
	Threshold "F" / "1"	V _{CC} = 3.3V		2.8	V
l _{IH}	High-level input current	V _{CC} = 3.6V; V _{IN} = 3.6V	20	8	0 μΑ
I _{IL}	Low-level input current	$V_{CC} = 3.6V; V_{IN} = 0 V$	-160	-4	0 μΑ
R _{PU}	Internal pullup resistance			45	kΩ
R _{PD}	Internal pulldown resistance			95	kΩ
EN, DCBOOST#					
V _{IH}	High-level input voltage	V _{CC} = 3.3V	1.7	3	6 V
V _{IL}	Low-level input voltage	V _{CC} = 3.3V	0	0	7 V
I _{IH}	High-level input current	$V_{CC} = 3.6V; V_{IN} = 3.6V$	-10	1	0 μΑ
I _{IL}	Low-level input current	$V_{CC} = 3.6V; V_{IN} = 0 V$	-15	1	5 μA
R _{PU_EN}	Internal pullup resistance for EN and DCBOOST#			400	kΩ
USB3.1 Receiver I	nterface (RX1P/N and RX2P/N)				
R _{L_100MHz}	Rx Differential return loss at 100MHz to 2.5GHz	SDD11 100MHz to 2.5GHz at 90Ω		-18	dB
R _{L_5 GHz}	Rx Differential return loss at 5GHz	SDD11 5GHz at 90Ω		-14	dB
R _{L_10 GHz}	Rx Differential return loss from 5 to 10GHz	SDD11 5GHz to 10 GHz at 90Ω		-6	dB
R _{L_CM}	Rx common mode return loss	SCC11 0.5 to 5 GHz at 90Ω		-12	dB
X-Talk	Differential crosstalk between TX and RX signal pairs			-50	dB

Copyright © 2024 Texas Instruments Incorporated

6

Product Folder Links: *TUSB1002A*English Data Sheet: SLLSF63



5.5 Electrical Characteristics (続き)

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
E _{ACGAIN_5GHz}	Max AC Equalization Gain	50mVpp CP10 at 5GHz; VCC = 3.3V;		16		dB
E _{DC_GAIN0}	DC Gain at 0dB setting	200mVpp VID at 100MHz; 1200mV Linear Range Setting;		.7		dB
E _{DC_GAIN1}	DC Gain at 1dB setting	200mVpp VID at 100MHz; 1200mV Linear Range Setting;		1.6		dB
E _{DC_GAIN2}	DC Gain at 2dB setting	200mVpp VID at 100MHz; 1000mV Linear Range Setting;		2.3		dB
E _{DC_GAIN-1}	DC Gain at -1dB setting	200mVpp VID at 100MHz; 1200mV Linear Range Setting;		-0.25		dB
V _{DIFF_IN}	Input differential peak-peak voltage swing range			1200		mV
V _{RX-DC-CM}	RX DC common mode voltage			0		V
R _{RX-DC-CM}	RX DC common mode impedance	Measured at connector; Present when USB Device detected on TXP/N;	18		30	Ω
R _{RX-DC-DIFF}	RX DC differential impedance	Measured at connector; Present when USB Device detected on TXP/N;	72		120	Ω
Z _{RX-DC-DIFF}	DC Input CM Input ImpedanceV > 0 during RESET or power down.	1. Rx DC CM Impedance with Rx terminations not powered. 2. Measured over the range 0 - 500mV with respect to GND. 3. Only DC input CM Input impedanceV > 0 is specified.	35			kΩ
V _{RX-SIGNAL-DET}	Input differential peak-to-peak signal detect assert level	At 10Gbps; No loss input channel and PRBS7 pattern.		85		mV
V _{RX-IDLE-DET}	Input differential peak-to-peak signal detect deassert level	At 10Gbps; No loss input channel and PRBS7 pattern.		60		mV
V _{RX-LFPS-DET}	LFPS detect threshold.	Below min is squelched	100		310	mV
V _{RX-CM-AC-P}	Peak RX AC common mode voltage	Measured at package pin.			150	mV
USB3.1 Transmit	ter Interface (TX1P/N and TX2P/N	I)				
R _{L_TX_100MHz}	Tx Differential return loss at 100MHz	SDD22 100MHz - 2.5GHz at 90Ω		-20		dB
R _{L_TX_2.5GHz}	Tx Differential return loss at 5GHz	SDD22 5GHz at 90Ω		-16		dB
R _{L_TX_10GHz}	Tx Differential return loss from 5 to 10GHz	SDD22 5GHz to 10 GHz at 90Ω		-8.5		dB
R _{L_TX_CM}	Tx common mode return loss	SCC22 0.5 to 5 GHz at 90Ω		-6.7		dB
VTV DIFFET 1000	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	1200mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1000		mV
VTX-DIFFPP-1200	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	1200mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1300		mV
V	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	1000mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		900		mV
V _{TX-DIFFPP-1000}	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	1000mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1150		mV

English Data Sheet: SLLSF63



5.5 Electrical Characteristics (続き)

over operating free-air temperature and voltage range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	900mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		800		mV
VTX-DIFFPP-900	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	900mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/ VOD_linear)		1000		mV
V _{TX-RCV-DETECT}	Amount of voltage change allowed during Rx Detection.	Measured at package pins.			600	mV
V _{TX-CM-IDLE-DELTA}	Transmitter idle common mode voltage change U2/U3 state.	Max allowed instantaneous commode- mode voltage at connector side of AC coupling capacitor. This is an absolute voltage spec referenced to the receive side termination ground.	-600		600	mV
V _{TX-DC-CM}	TX DC common mode voltage	1200mVpp linear range setting;	0	1.85	2.05	V
V _{TX-CM-AC-PP-} ACTIVE	Transmitter AC common mode peak-peak voltage in U0. Maximum mismatch from TXP+TXN for both time and amplitude.	1200mVpp linear setting; CHx_EQ setting matches input channel insertion loss;			116	mV
V _{TX-IDLE-DIFF-AC-PP}	AC electrical idle differential peak-to-peak output voltage		0		10	mV
V _{TX-CM-DC-ACTIVE} -	Absolute DC common mode voltage between U1 and U0				200	mV
R _{TX-DC-CM}	TX DC common mode impedance		18		30	Ω
R _{TX-DC-DIFF}	TX DC differential impedance		72		120	Ω
I _{TX-SHORT}	Transmitter short-circuit current limit.				107	mA
C _{AC-COUPLING}	External AC coupling capacitor on differential pairs.		75		265	nF

5.6 Timing Requirements

over operating free-air temperature and voltage range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t _{d_pg}	Internal power good asserted high when V _{CC} is at 2.5V			5	μs
t _{CFG_SU}	CFG ⁽¹⁾ pins setup before internal Reset ⁽²⁾ high	0			μs
t _{CFG_HD}	CFG ⁽¹⁾ pins hold after internal Reset ⁽²⁾ high	500			μs
t _{VCC_RAMP}	V _{CC} supply ramp requirement	0.1		50	ms

- (1) Following pins comprise CFG pins: MODE, CFG[2:1], CH1_EQ[2:1], CH2_EQ[2:1]
- (2) Internal reset is the logical AND of EN pin and internal power good.

5.7 Switching Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

er of operating the air temperature air a remage range (air to obtain the obtained)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{IDLEEntry}	Delay from U0 to electrical idle	V _{CC} = 3.0V; EN = 1; See ⊠ 5-1			150	ps
t _{IDLEEntry_U1}	U1 exit time. Break in electrical idle to transmission of LFPS.	V _{CC} = 3.0V; EN = 1; See ⊠ 5-1			150	ps
t _{IDLEEntry_U2U}	U2/U3 exit time; Break in electrical idle to transmission of LFPS	V _{CC} = 3.0V; EN = 1; See ⊠ 5-1			6	μs
t _{DIFF_DLY}	Differential propagation delay	V _{CC} = 3.0V; EN = 1;			150	ps

Product Folder Links: TUSB1002A

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



5.7 Switching Characteristics (続き)

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PWRUP_ACTIV}	Time from assertion of EN to device active and performing Rx.Detect on both ports	V _{CC} = 3.0V; EN = 1;			8	ms
t _{TX_RISE_FALL}	Transmitter rise/fall time	V _{CC} = 3.3V; EN = 1; 10Gbps; 20% to 80% of differential output; 1200mVpp linear range setting; Fast Input rise/fall time;		27		ps
t _{RF_MISMATCH}	Transmitter rise/fall mismatch	V _{CC} = 3.3V; EN = 1; 10Gbps; 20% to 80% of differential output; 1200mVpp linear range setting; 1000mVpp VID		.6		ps
t _{TX_DJ}	Transmitter residual deterministic jitter	V _{CC} = 3.3V; EN = 1; 10Gbps; 1200mVpp linear range setting; Input channel loss of 12dB; Output channel loss of 1.5dB; Optimized EQ;		0.05		UI




図 5-1. Idle Entry and Exit Latency







図 5-2. Power-Up Diagram

5.8 Typical Characteristics


 V_{CC} = 3.3V , 25°C, 200mVpp V_{ID} sine wave, Z_{O} = 100 Ω , RGE package






5.8 Typical Characteristics (continued)

 V_{CC} = 3.3V , 25°C, 200mVpp V_{ID} sine wave, Z_{O} = 100 Ω , RGE package



5.8 Typical Characteristics (continued)

 V_{CC} = 3.3V , 25°C, 200mVpp V_{ID} sine wave, Z_{O} = 100 Ω , RGE package



13

Product Folder Links: TUSB1002A




6 Detailed Description

6.1 Overview

The TUSB1002A is the industry's first, dual lane USB 3.2 x1 SuperSpeedPlus redriver. As signals traverse through a channel (like FR4 trace) the amplitude of the signal is attenuated. The attenuation varies depending on the frequency content of the signal. Depending the length of the channel this attenuation can be large enough resulting in signal integrity issues at a USB 3.2 receiver. By placing a TUSB1002A between USB3.2 host and device the attenuation effect of the channel can eliminated or minimized. The result is a USB3.2 compatible eye at the devices receiver. With up to 16 receiver equalization settings, the TUSB1002A can support many different channel loss combinations. The TUSB1002A offers low power consumption on a single 3.3V supply and a ultralow power architecture. The device supports the USB3.2 low power modes which further reduces idle power consumption. The TUSB1002A settings are configurable through pins. In addition to equalization adjustment, the TUSB1002A provides knobs for adjusting DC gain and voltage output linearity range.

6.2 Functional Block Diagram



資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright €

English Data Sheet: SLLSF63

6.3 Feature Description

6.3.1 4-Level Control Inputs

The TUSB1002A has (MODE, CFG1, CFG2, CH1_EQ1, CH1_EQ2, CH2_EQ1, and CH2_EQ2) 4-level inputs pins that are used to control the equalization gain and the output voltage swing dynamic range. These 4-level inputs use a resistor divider to help set the four valid levels and provide a wider range of control settings. These resistors together with the external resistor connection combine to achieve the desired voltage level.

表 6-1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1kΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20kΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie $1k\Omega$ 5% to V_{CC} . Option 2: Tie directly to V_{CC} .

注

To conserve power, the TUSB1002A disables 4-level input's internal pullup/pulldown resistors after the state of 4-level pins have been sampled on rising edge of EN. A change of state for any four level input pin is not applied to TUSB1002A until after EN pin transitions from low to high.

6.3.2 Linear Equalization

With a linear equalizer, the TUSB1002A can electrically shorten a particular channel allowing for longer run lengths.




図 6-1. Linear Equalizer

With a TUSB1002A, a longer trace can be made to have similar insertion loss as a shorter trace. For example, a long trace of X + Y inches can be made to have similar loss characteristics of a shorter trace of X inches.

The receiver equalization level for each channel is determined by the state of the CHx_EQ1 and CHx_EQ2 pins, where x = 1 or 2.

Product Folder Links: TUSB1002A

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15



表 6-2. EQ Configuration Options for 1200mV Linearity 0dB DC Gain Setting

		· · · · · · · · · · · · · · · · · · ·	<u> </u>
EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5GHz (dB)
1	0	0	1.0 / 3.6
2	0	R	2.1 / 5.5
3	0	F	3.0 / 6.8
4	0	1	4.0 / 8.1
5	R	0	4.6 / 9.0
6	R	R	5.5 / 10.0
7	R	F	6.2 / 10.8
8	R	1	6.9 / 11.6
9	F	0	7.3 / 11.9
10	F	R	7.9 / 12.6
11	F	F	8.4 / 13.1
12	F	1	9.0 / 13.7
13	1	0	9.4 / 14.1
14	1	R	9.9 / 14.6
15	1	F	10.3 / 14.9
16	1	1	10.7 / 15.3

6.3.3 Adjustable VOD Linear Range and DC Gain

The CFG1 and CFG2 pins can be used to adjust the TUSB1002A output voltage swing linear range and receiver equalization DC gain. $\frac{1}{2}$ 6-3 details the available options.

For best performance, make sure to operate the TUSB1002A within the defined VOD linearity range. Keep the gain of the incoming VID to less than or equal to the TUSB1002A VOD linear range setting. The can be determined by \pm 1:

VID at 5GHz = VOD x
$$(10^{-(Gv/20)})$$
 (1)

where

Gv = TUSB1002A Gain and VOD = TUSB1002A VOD linearity setting.

For example, for a VOD linearity range setting of 1200mV, the maximum incoming VID signal at 5GHz with a $CHx_EQ[1:0]$ setting of 2 (5.5dB) is 1200 x ($10^{-(5.5/20)}$) = 637mVpp. The TUSB1002A can operate outside VOD linear range, but the jitter will be higher.

表 6-3. VOD Linear Range and DC Gain

SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V _{OD} LINEAR RANGE (mVpp)	CH2 V _{OD} LINEAR RANGE (mVpp)
1	0	0	+1	0	900	900
2	0	R	0	+1	900	900
3	0	F	0	0	900	900
4	0	1	+1	+1	900	900
5	R	0	0	0	1000	1000
6	R	R	+1	0	1000	1000
7	R	F	0	-1	1000	1000
8	R	1	+2	+2	1000	1000
9	F	0	-1	-1	1200	1200
10	F	R	+2	+2	1200	1200
11	F	F	0	0	1200	1200
12	F	1	+1	+1	1200	1200
13	1	0	+2	0	1200	1200
14	1	R	0	+2	1200	1200

Product Folder Links: TUSB1002A

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

表 6-3. VOD Linear Range and DC Gain (続き)

27 0 0 10 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2						
SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V _{OD} LINEAR RANGE (mVpp)	CH2 V _{OD} LINEAR RANGE (mVpp)
15	1	F	0	+1	1200	1200
16	1	1	+1	0	1200	1200

6.3.4 USB3.2 Dual Channel Operation (MODE = "F")

TheTUSB1002A in dual-channel operation waits for far-end terminations on both channels 1 and 2 before transitioning to fully active state (U0 mode). This mode of operation, defined as MODE pin = 'F', is the most common configurable for USB3.2 Source (DFP) and Sink (UFP) applications.

In a USB3.2 x2 application, two TUSB1002A redrivers are used: One on the configuration lane and the other on the non-configuration lane. The TUSB1002A on the non-configuration lane must be placed in basic redriver mode (MODE pin = "0"). Place the TUSB1002A on the configuration lane in USB3.2 dual channel operation (MODE pin = "F"). The expectation is the USB power delivery (PD) controller will hold both TUSB1002A in shutdown mode until a connection can be established. After a connection is established, the USB PD controller places each TUSB1002A into the appropriate mode.

6.3.5 USB3.2 Single Channel Operation (MODE = "1")

In some applications, like Type-C USB3.2 active cables, only one of the two channels may be active. For this application, setting MODE pin = '1', enables single-channel operation. In this mode of operation, the TUSB1002A attempts far-end termination on both channels 1 and 2. The channel which has a far-end termination detected is enabled while the remaining channel is disabled. If far-end termination is detected on both channels, then TUSB1002A behaves in dual channel operation (both channels enabled).

6.3.6 PCIe/SATA/SATA Express Redriver Operation (MODE = "R"; CFG1 = "0"; CFG2 = "0")

The TUSB1002A can be used as a PCI Express (PCIe) Gen3, SATA Gen3, or SATA Express redriver. When the MODE pin = "R", CFG1 pin = "0", and CFG2 pin = "0", the TUSB1002A enables both channels (upstream and downstream) receiver and transmitter paths after the device detects far-end termination on both TX1 and TX2. Both upstream and downstream paths remain enabled until EN pin is deasserted low. All USB3.2 power management functionality is disabled in this mode. In this mode, the TUSB1002A is transparent to PCIe link power management (L0s, L1) and SATA interface power states. After far-end termination is detected on both TX1 and TX2, the TUSB1002A power is at $P_{(U0_SSP_1200mV)}$ regardless of the PCIe or SATA power state. To save power during system S3/S4/S5 states it is suggested to deassert the EN pin to conserve power.

注

In this mode the linearity range is fixed at 1200mVpp and DC gain to 0dB.

6.3.7 Basic Redriver Operation (MODE = "0")

The TUSB1002A can be used as a basic redriver for non-USB3.2 x1 applications. When the TUSB1002A MODE pin = "0", the TUSB1002A enables both channels receiver and transmitter paths. The channel receiver and transmitter termination are both enabled. All USB3.2 power management functionality is disabled.

Product Folder Links: TUSB1002A



6.4 Device Functional Modes

6.4.1 Shutdown Mode

The Shutdown mode is entered when EN pin is low and VCC is active and stable. This mode is the lowest power state of the TUSB1002A. While in this mode, the TUSB1002A receiver terminations is disabled.

6.4.2 Disconnect Mode

Next to Shutdown Mode, the Disconnect mode is the lowest power state of the TUSB1002A. The TUSB1002A enters this mode when exiting Shutdown mode. In this state, the TUSB1002A periodically checks for far-end receiver termination on both SSTX1 and SSTX2. After detection of the far-end receiver's termination on both ports, the TUSB1002A transitions to a fully active mode called U0 mode.

6.5 U0 Mode

The U0 mode is the highest power state of the TUSB1002A. Anytime high-speed traffic (SuperSpeed or SuperSpeedPlus) is being received, the TUSB1002A remains in this mode. The TUSB1002A only exits this mode if electrical idle is detected on both SSRX1 and SSRX2. While in this mode, the TUSB1002A hs speed receivers and transmitters are powered and active.

6.6 U1 Mode

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1002A receiver termination remains enabled and the TXP/N DC common mode is maintained.

6.7 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1002A periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either CH1 or CH2, the TUSB1002A leaves the U2/U3 mode and transition to the Disconnect mode. The device also monitors the SSRX1 and SSRX2 for a valid LFPS. After a valid LFPS is detected, the TUSB1002A immediately transitions to the U0 mode.

Product Folder Links: TUSB1002A

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TUSB1002A is a linear redriver designed specifically to compensation for ISI jitter caused by attenuation through a passive medium like traces and cables. Because the TUSB1002A has two independent channels, it can be optimized to correct ISI in both the upstream and downstream direction through 16 different equalization choices. Placing the TUSB1002A between a USB3.2 Host/device controller and a USB3.2 receptacle can correct signal integrity issues resulting in a more robust system.

7.2 Typical USB3.2 Application




図 7-1. TUSB1002A in USB3.2 x1 Host Application

19

Product Folder Links: TUSB1002A



7.2.1 Design Requirements

For this design example, use the parameters shown in 表 7-1.

表 7-1. Design Parameters

PARAMETER	VALUE
Pre-channel A to B PCB trace length ⁽¹⁾ , L _{AB} .	1 inches ≤ L _{AB} ≤ 12 inches - L _{CD}
Post-channel C to D PCB trace length ⁽¹⁾ , L _{CD} .	≤ 4 inches
Minimum distance of the AC capacitors from TUSB1002A, L _{AC-CAP}	0.25 inches
Maximum distance of ESD component from the USB receptacle, L _{ESD}	0.6 inches
Maximum distance of series resistor (R _{ESD}) from ESD component, L _{R_ESD} .	0.25 inches
C _{AC-USB1} AC-coupling capacitor (75nF to 265nF)	220nF
C _{AC-USB2} AC-coupling capacitor (297nF to 363nF)	Options:
	RX1 and RX2 are DC-coupled to USB
	receptacle
	330nF AC-couple with R _{RX} resistor
Optional R _{RX} resistor (220kΩ ± 5%)	No used
Optional R _{ESD} (0Ω to 2.2Ω)	1Ω
V _{CC} supply (3V to 3.6-V)	3.3V
Mode of Operation (Dual or Half Channel)	MODE = F (Floating) for USB3.2 Dual Channel
Linear Range (900mV, 1000mV, or 1200 mV)	1200mV (CFG[2:1] pins floating)
DC Gain (-2, -1, 0, +1, +2)	0dB (CFG[2:1] pins floating)

⁽¹⁾ Maximum trace length assumes an insertion loss of 0.2dB/inch/GHz. If insertion loss is more than 0.2 dB/inch/GHz, then maximum trace length must be reduced accordingly.

7.2.2 Detailed Design Procedure

The TUSB1002A differential receivers and transmitters have internal BIAS and termination. For this reason, the TUSB1002A must be connected to the USB3.2 host and receptacle through external A/C coupling capacitors. In this example 220nF capacitors are placed on TX2P and TX2N, RX1P and RX1N, and TX1P and TX1N. 330nF A/C coupling capacitors along with 220kΩ resistors to ground are placed on the RX2P and RX2N. Inclusion of the 330nF capacitors and 220k resistors is optional. The ordered list below details the three implementation options for the RX2p/n path.


There are three implementation options for USB connector to the TUSB1002A RX pins:

- 1. DC couple the TUSB1002A RX pins to USB connector. No 330nF capacitors and no 220kΩ pulldown resistors.
- 2. 330nF capacitors with $220k\Omega$ resistors as shown in \boxtimes 7-2. The purpose of $220k\Omega$ resistors is to discharge the capacitor within 250ms after a USB device is removed from the USB connector.
- 3. The stub from the $220k\Omega$ resistor pad may create impedance discontinuities causing negative impact to performance. Assuming leakage current from external components is enough to discharge capacitor, 330nF capacitor without the $220k\Omega$ resistor is a valid option.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TUSB1002A English Data Sheet: SLLSF63

20



Copyright © 2018, Texas Instruments Incorporated

図 7-2. Host Implementation Schematic

The USB3.2 Dual channel operation is used in this example. Leave the mode pin floating (unconnected) when using this mode.

The TUSB1002A compensates for channel loss in both the upstream (D to C) and downstream direction (A to B). This is done by configurable the CH1_EQ[2:1] and CH2_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH1_EQ[2:1] is for path A to B which is the channel between USB3.2 host and the TUSB1002A, and CH2_EQ[2:1] is for path C to D which is the channel between TUSB1002A and the USB3.2 receptacle.

The TUSB1002A supports five levels of DC gain that are selected by the CFG[2:1] pins. Typically, the DC gain is set to 0dB but may need to be adjusted to correct any one of the following conditions:

- 1. Input V_{ID} too high resulting in V_{OD} being greater than USB 3.2 defined swing. For this case, use a negative DC gain.
- Input V_{ID} too low resulting in V_{OD} being less than USB 3.2 defined swing. For this case, use a positive DC gain.
- Low frequency discontinuities in the channel resulting in DC component of the signal clipping the vertical eye mask. For this case, use a positive DC gain.

Assume in this example that the incoming V_{ID} is at the nominal defined USB3.2 range and the channel is linear across frequency. The CFG1 and CFG2 pins can both be left floating if these assumptions are true.

In this particular example, the channel A-B has a trace length of 8 inches with a 4mil trace width. This particular channel has about 0.83dB per inch of insertion loss at 5GHz. This equates to approximately 6.7dB of loss for the entire 8 inches of trace. An additional 1.5dB of loss is added due to package of the USB3.2 Host, TUSB1002A, and the A/C coupling capacitor. This brings the entire channel loss at 5GHz to 6.7dB + 1.5dB = 8.2dB. A typical USB 3.1 host/device has around 3dB of transmitter de-emphasis. Transmitter de-emphasis pre-compensates for the loss of the output channel. With 3dB of de-emphasis, the total equalization required by the TUSB1002A is in the 5.2dB (8.2dB - 3dB) range. The channel A-B for this example is connected to the RX1P/N input of the device, therefore the CH1_EQ[2:1] pins are used to adjust the TUSB1002A RX1P/N equalization settings. Set the CH1_EQ[2:1] pins such that the TUSB1002A equalization is between 5dB and 8dB.

English Data Sheet: SLLSF63

The channel C-D has a trace length of 2 inches with a 4mil trace width. Assuming 0.83dB per inch of insertion loss, the 2 inch trace equates to about 1.66dB of loss at 5GHz. An additional 2dB of loss needs to be added due to package, A/C coupling capacitor, and the USB 3.1 receptacle. The total loss is around 3.66dB. Because channel C-D includes a USB 3.1 receptacle, the actual total loss can be much greater than 3.66dB due to the fact that devices plugged into the receptacle will also have loss. The device plugged into receptacle will have either a short or long channel. USB3.2 standard defines total loss limit of 23dB that is distributed as 8.5dB for Host, 8.5dB for device, and 6.0dB for cable. With variable channel of devices plugged into the USB3.2 receptacle, the configurable TUSB1002A RX2P/N equalization settings is not as straight forward as Channel A-

Engineer can not set TUSB1002A CH2 EQ[2:1] pins to the largest equalization setting to accommodate the largest allowed USB3.2 device/cable loss of 14.5dB, because doing so will cause the TUSB1002A to operate outside its linear range when a device with short channel is plugged into the receptacle. For this reason, TI recommends configure the TUSB1002A CH2 EQ[2:1] pins to equalize a shorter device channel, which will require the USB3.2 host to compensate for remaining channel loss for the worse case USB3.2 channel of 14.5dB. The definition of a short device channel is not specified in USB 3.2 specification. Therefore, an engineer must make their own loss estimate of what constitutes a short device channel. For particular example, assume the short channel is around 2 to 3dB. The channel loss of the device must be added to the estimated Channel C-D loss minus the typical 3dB of de-emphasis. This means CH2 EQ[2:1] pins can be configured to handle a loss of 3dB to 5dB.

7.2.3 ESD Protection

It may be necessary to incorporate an ESD component to protect the TUSB1002A from electrostatic discharge (ESD). TI recommends following the ESD protection recommendations listed in 表 7-2. A clamp voltage greater than value specified in 表 7-2 may require a R_{ESD} on each differential pin. Place the ESD component near the USB connector.

Parameter	Recommendation
Breakdown voltage	≥ 3.5V
I/O line capacitance	Data rates ≤ 5Gbps: ≤ 0.50pF
	Data rates > 5Gbps: ≤ 0.35pF
Delta capacitance between any P and N I/O pins	≤ 0.07pF
Clamping voltage at 8A I _{PP} IO to GND ⁽¹⁾	≤ 4.5V
Typical dynamic resistance	≤ 30mΩ

表 7-2. ESD Diodes Recommended Characteristics

According to IEC 61000-4-5 (8/20µs current waveform)


資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 7-3. Recommended ESD Protection Component

Manufacturer	Part Number	R _{ESD} to pass IEC 61000-4-2 Contact ±8kV
Nexperia	PUSB3FR4	2Ω
Nexperia	PESD2V8Y1BSF	2Ω
Texas Instruments	TPD1E04U04DPLR	2Ω
Texas Instruments	TPD4E02B04DQAR	2Ω

English Data Sheet: SLLSF63

7.2.4 Application Curves



Freq = 5GHz dB(SDD21) = -6.666

図 7-3. Insertion Loss for 8-inch 4mil FR4 Trace

7.3 Typical SATA, PCle and SATA Express Application




図 7-4. SATA/PCIe/SATA Express Typical Application

7.3.1 Design Requirements

表 7-4. Design Parameters

PARAMETER	VALUE				
VCC supply (3V to 3.6V)	3.3V				
PCIe Support Required (Yes/No)	Yes				
SATA Express Support Required (Yes/No)	Yes				
SATA Support Required (Yes/No)	Yes, then ferrite beads (FB1 and FB2) and 49.9Ω required. No, then ferrite bead (FB1 and FB2) and 49.9Ω not required.				
TX1, TX2, RX2 A/C coupling Capacitor (176nF to 265nF)	220nF ±10%				
RX1 A/C coupling Capacitor (297nF to 363nF)	Optional. But if implemented suggest 330nF ±10%				
A to B FR4 Length (inches)	8				
A to B FR4 Trace Width (mils)	4				
C to D FR4 length (inches)	2				

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23




表 7-4. Design Parameters (続き)


PARAMETER	VALUE
C to D FR4 Trace Width (mils)	4
DC Gain (-2, -1, 0, +1, +2)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 0dB
Linear Range (900mV, 1000mV, or 1200mV)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 1200mV

7.3.2 Detailed Design Procedure

The MODE pin = "R", CFG1 = "0", and CFG2 = "0" places the TUSB1002A into PCIe mode. In this mode, the TUSB1002A DC gain is fixed at 0dB and its linearity range is fixed at 1200mV. The TUSB1002A performs farend receiver termination detection and enables both upstream and downstream paths when far-end termination is detected on both TX1 and TX2.

The AC coupling capacitor range defined for a SATA device is a lot smaller than the AC-coupling capacitor range defined for SATA Express and PCI Express (PCIe) as indicated by \boxtimes 7-5. The AC-coupling capacitor range defined for SATA Express and PCI Express is within the same range as the AC-coupling capacitor range defined by USB 3.1. The TUSB1002A is able to detect PCIe and SATA Express device's receiver termination. The SATA 12nF (maximum) AC-coupling capacitor prevents TUSB1002A from detecting the SATA device receiver termination. To correct this problem, a ferrite bead along with 49.9Ω resistor must be placed between C_{TX2} and miniCard/mSATA socket. These components can be isolated from the high-speed channel when PCIe or SATA Express is active by using an NFET as shown in \boxtimes 7-6. The NFET is enabled whenever a SATA device is present. The ferrite bead chosen must present at least 600Ω impedance at 100MHz so as to not impact high-speed signaling. TI recommends to use Murata BLM03AG601SN1 or BLM03HD601SN1D or a ferrite bead with similar characteristics from a different vendor. For applications which only require support for PCIe and SATA Express and do not need to support SATA, the ferrite beads and 49.9Ω resistors are not needed.








図 7-5. AC-Coupling Capacitor Implementation for SATA, SATA Express, and PCIe Devices

The TUSB1002A power is at $P_{(U0_SSP_1200mV)}$ when both its upstream and downstream paths are enabled. In order to save system power in system S3/S4/S5 states, it is suggested to control the TUSB1002A EN pin. Anytime the system enters a low power state (S3, S4, or S5), it is suggested to deassert the EN pin. While EN pin is deasserted, the TUSB1002A consumes $P_{(SHUTDOWN)}$. Assertion of this pin is necessary anytime the system exits a lower power state.


The TUSB1002A compensates for channel loss in both the upstream (C to D) and downstream direction (A to B). This is done by configurable the CH1_EQ[2:1] and CH2_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH2_EQ[2:1] is for path A to B which is the channel between PCle/SATA/SATA Express host and the TUSB1002A, and CH1_EQ[2:1] is for path C to D which is the channel between TUSB1002A and the miniCard/mSATA socket.

In this particular example, the channel A-B has a trace length of 8 inches with a 4mil trace width. This particular channel has about 0.83dB per inch of insertion loss at 5GHz. This equates to approximately 6.7dB of loss for the entire 8 inches of trace as depicted in $\boxed{2}$ 7-3. An additional 1.5dB of loss is added due to package of the PCle/SATA/SATA Express Host, TUSB1002A, and the A/C coupling capacitor. This brings the entire channel loss at 5GHz to 6.7dB + 1.5dB = 8.2dB. The channel A-B for this example is connected to the TUSB1002A RX2P/N input, therefore the CH2_EQ[2:1] pins are used to adjust the TUSB1002A RX2P/N equalization settings. Set the

Copyright © 2024 Texas Instruments Incorporated

CH2_EQ[2:1] pins such that the TUSB1002A equalization is between 5dB and 8dB. A value closer to 5dB maybe best if Host has transmitter de-emphasis.

A similar method can be used for the upstream path (C to D). In this particular example, C to D has a trace length of 2 inches with a 4mil trace width. This equates to approximately 1.5dB at 5GHz. The SATA/SATA Express/PCle device will also have channel loss. This loss can be added to the C to D channel loss. For this example, assume a value of 5dB is acceptable to compensate for C to D channel loss as well as loss associated with the SATA/SATA Express/PCle device. Set the CH1_EQ[2:1] pins such that the TUSB1002A equalization is 5dB.




☑ 7-6. Example SATA/PCIe/SATA Express Schematic

25

Product Folder Links: TUSB1002A

7.3.3 Application Curves



7.4 Power Supply Recommendations

The TUSB1002A has two V_{CC} supply pins. TI recommends to place a 100nF de-coupling capacitor near each of the V_{CC} pins. TI also recommends to have at least one bulk capacitor of at least $10\mu F$ on the V_{CC} plane near the TUSB1002A.

7.5 Layout

7.5.1 Layout Guidelines


- Route RXP/N and TXP/N pairs with controlled 90Ω differential impedance (±15%).
- · Keep away from other high speed signals.
- In USB3 applications maintaining polarity through the TUSB1002A is not necessary. Therefore, TI recommends connecting polarity in such a way that produces the best routing.
- · Keep intra-pair routing to within 2mils.
- Intra-pair length matching must be near the location of mismatch.
- Inter-pair length matching is not necessary.
- Separate each pair at least by 3 times the signal trace width.
- Keep the use of bends in differential traces to a minimum. When bends are used, keep the number of left and right bends equal as possible and the angle of the bend should be ≥ 135 degrees. This minimizes any length mismatch causes by the bends; ad therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS must be kept to a minimum. TI recommends keeping the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- · Do NOT route differential pairs over any plane split.
- When using thru-hole USB connectors, it is recommend to route differential pairs on bottom layer in order to minimize the stub created by the thru-hole connector.
- Adding Test points causes impedance discontinuity; and therefore, negatively impact signal performance. If
 test points are used, place the test points in series and symmetrically. They must not be placed in a manner
 that causes a stub on the differential pair.



7.5.2 Layout Example

Example 4 layer PCB Stackup

Top Layer 1 (Signal)
Inner Layer 2 (GND)
Inner Layer 3 (VCC)
Bottom Layer 4 (Signal)





8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (October	2023) to Revision C (July 2024)	Page
	ndations Characteristics table	
	Nexperia from none to 2Ω	
Changes from Revision A (November	er 2018) to Revision B (October 2023)	Page
ドキュメント全体にわたって表、図、相	互参照の採番方法を更新	1
	を更新	
• Updated the TUSB1002A in ESB3.	2 x1 Host Application figure to include ESD and optional 220kΩ	pulldown
•	ble to include pre-channel and post-channel min/max limits	
	to 220nF for ac-coupling capacitors	
Changes from Revision * (March 20	18) to Revision A (November 2018)	Page
Changed text from: "Inclusion of the	ese 330nF capacitors and 220kΩ resistors is optional but highly	

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



Added ordered list of implementation options for USB connector to TUSB1002A RX pins

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TUSB1002A

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com

8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TUSB1002AIRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002AIRGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002AIRGERG4	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002AIRGERG4.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002AIRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002AIRGET.B	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB 1002A
TUSB1002ARGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002A
TUSB1002ARGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002A
TUSB1002ARGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002A
TUSB1002ARGET.B	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1002AIRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002AIRGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002AIRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002ARGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2




www.ti.com 18-Jun-2025



*All dimensions are nominal

7 til dillionononono di o mominiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1002AIRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002AIRGERG4	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002AIRGET	VQFN	RGE	24	250	210.0	185.0	35.0
TUSB1002ARGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002ARGET	VQFN	RGE	24	250	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月