

TS5A23157-Q1 デュアル 15Ω SPDT アナログ・スイッチ

1 特長

- 車載アプリケーション認定済み
- 下記内容で AEC-Q100 認定済み
 - デバイス温度グレード 1:-40℃~125℃
 - デバイス HBM ESD 分類レベル H2
 - デバイス CDM ESD 分類レベル C4B
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- お客様固有の構成の管理は、大幅変更承認によって 対応可能
- Break-Before-Make スイッチングを規定
- 低いオン抵抗 (15Ω)
- 制御入力は 5V 許容
- 低い電荷注入
- 優れたオン抵抗マッチング
- 低い全高調波歪み
- 1.8V~5.5V の単電源で動作

2 アプリケーション

- サンプル・アンド・ホールド回路
- バッテリ駆動の機器
- オーディオおよびビデオ信号のルーティング
- 通信用回路

3 概要


TS5A23157-Q1 はデュアル単極双投 (SPDT) アナログ・ スイッチで、1.65V~5.5V で動作するように設計されてい ます。このデバイスはデジタルとアナログの両方の信号を 処理でき、どちらの方向にも最大 5.5V (ピーク) の信号を 送信できます。

最新のパッケージ情報と注文情報については、このドキュ メントの末尾にある「付録:パッケージ・オプション」を参照 するか、www.ti.com にある TI の Web サイトを参照してく ださい。

表 3-1. 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TS5A23157-Q1	VSSOP (10)	3.00mm × 3.00mm

(1) 提供されているすべてのパッケージについては、データシートの 末尾にあるパッケージ・オプションについての付録を参照してくだ



TS5A23157-Q1 の機能図



Table of Contents

1 特長 1	11 Application and Implementation 18
2 アプリケーション1	
3 概要 1	
4 Revision History	11.3 Design Requirements18
5 Pin Configurations and Functions3	
6 Specifications4	11.5 Application Performance Plots19
6.1 Absolute Maximum Ratings4	
6.2 Electrical Characteristics for 5-V Supply5	13 Layout20
6.3 Electrical Characteristics for 3.3-V Supply	40.414 01-11
6.4 Electrical Characteristics for 2.5-V Supply8	13.2 Layout Example2
6.5 Electrical Characteristics for 1.8-V Supply9	14 Device and Documentation Support22
6.6 Typical Characteristics10	14.1 Receiving Notification of Documentation Updates22
7 Parameter Description11	
8 Parameter Measurement Information12	
9 Function and Summary of Characteristics16	14.4 Electrostatic Discharge Caution22
10 Detailed Description17	
10.1 Overview17	15 Mechanical, Packaging, and Orderable
10.2 Functional Block Diagram17	Information22
10.3 Feature Description17	15.1 Ordering Information22
10.4 Device Functional Modes17	

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

CI	hanges from Revision A (February 2013) to Revision B (June 2021)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
•	「 <i>特長</i> 」セクションに機能安全対応の情報を追加	1



5 Pin Configurations and Functions




図 5-1. DGS VSSOP (16) Top View

表 5-1. Pin Functions

P	IN	Туре	DESCRIPTION			
NAME	NO.	Туре	DESCRIPTION			
COM1	10	I/O	Common			
COM2	6	I/O	Common			
GND	3	Р	Ground			
IN1	1	I	Digital control to connect COM to NO or NC			
IN2	5	I	Digital control to connect COM to NO or NC			
NC1	9	I/O	Normally closed			
NC2	7	I/O	Normally closed			
NO1	2	I/O	Normally open			
NO2	4	I/O	Normally open			
V ₊	8	Р	Power supply			

1. I = input, O = output, I/O = input and output, P = power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽¹⁾		-0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ⁽¹⁾ (2) (3)		-0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NC} , V_{NO} , V_{COM} < 0 or V_{NC} , V_{NO} , V_{COM} > V_{+}		±50	mA
I _{NC} I _{NO} I _{COM}	On-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}		±50	mA
V _{IN}	Digital input voltage range ⁽¹⁾ (2)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
	Continuous current through V ₊ or GNE)		±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			165.36	°C/W
T _{stg}	Storage temperature range		-65	150	°C
ECD.	Floatrastatic discharge rating	Human-body model H2		2	kV
ESD	Electrostatic discharge rating	Charged-device model C4B		750	V

- (1) All voltages are with respect to ground, unless otherwise specified.
 (2) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- This value is limited to 5.5 V maximum.
- The package thermal impedance is calculated in accordance with JESD 51-7.

Product Folder Links: TS5A23157-Q1

6.2 Electrical Characteristics for 5-V Supply

 V_{+} = 4.5 V to 5.5 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch				_				'	
Analog signal range	V_{COM} , V_{NO} , V_{NC}					0		V ₊	V
ON-state resistance	r _{on}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See ⊠ 8-1	Full	4.5 V			15	Ω
ON-state resistance match between channels	Δr _{on}	V_{NO} or $V_{NC} = 3.15 \text{ V}$, $I_{COM} = -30 \text{ mA}$,	Switch ON, See ⊠ 8-1	25°C	4.5 V		0.15		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See ⊠ 8-1	25°C	4.5 V		4		Ω
NC, NO	I _{NC(OFF)} ,	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch OFF,	25°C	5.5 V	-1	0.05	1	۸
OFF leakage current	I _{NO(OFF)}	$V_{COM} = 0$ to V_+ ,	See 図 8-2	Full	3.5 V	-1		1	μA
NC, NO	I _{NC(ON)} ,	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch ON,	25°C	5.5 V	-0.1		0.1	
ON leakage current	I _{NO(ON)}	V _{COM} = Open,	See 図 8-2	Full	5.5 V	-1		1	μA
СОМ	,	V _{NC} or V _{NO} = Open,	Switch ON,	25°C	5.5 V	-0.1		0.1	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0$ to V_+ ,	See 図 8-2	Full	5.5 V	-1		1	μA
Digital Inputs (IN1, II	N2) ⁽²⁾								
Input logic high	V _{IH}			Full		V ₊ × 0.7			V
Input logic low	V _{IL}			Full				V ₊ × 0.3	V
Input leakage		V = 5 5 V or 0		25°C	EEV	-1	0.05	1	
current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		Full	5.5 V	-1		1	μA



6.2 Electrical Characteristics for 5-V Supply (continued)

 V_{+} = 4.5 V to 5.5 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDIT	TIONS	TA	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V_+ , or V_{NC} = V_+ and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, See \boxtimes 8-4	Full	4.5 V to 5.5 V	1.2		8.7	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V_+ , or V_{NC} = V_+ and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, See \boxtimes 8-4	Full	4.5 V to 5.5 V	0.5		6.8	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See ⊠ 8-5	25°C	4.5 V to 5.5 V	0.5			ns
Charge injection	Q _C	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	See 図 8-9	25°C	5 V		7		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch OFF, See 図 8-3	25°C	5 V		5.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, See 図 8-3	25°C	5 V		17.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND,	Switch ON, See 図 8-3	25°C	5 V		17.5		pF
Digital input capacitance	C _{IN}	V _{IN} = V ₊ or GND,	See 図 8-3	25°C	5 V		2.8		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See 図 8-6	25°C	4.5 V		220		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See 図 8-7	25°C	4.5 V		-65		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See 図 8-8	25°C	4.5 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, See ☑ 8-10	25°C	4.5 V		0.01		%
Supply	•			'					
Positive supply current	I ₊	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C	5.5 V			1	μΑ
			Oi-F	Full				10	
Change in supply current	ΔI_{+}	$V_{IN} = V_{+} - 0.6 \text{ V}$		Full	5.5 V			500	μΑ

 ⁽¹⁾ T_A = 25°C
 (2) Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



6.3 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CONDIT	TIONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	$V_{\rm COM}, \ V_{\rm NO}, V_{\rm NC}$					0		V ₊	V
ON-state resistance	r _{on}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, See 図 8-1	Full	3 V			23	Ω
ON-state resistance match between channels	Δr _{on}	V_{NO} or V_{NC} = 2.1 V, I_{COM} = -24 mA,	Switch ON, See 図 8-1	25°C	3 V		0.2		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, See 図 8-1	25°C	3 V		9		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, See 図 8-2	25°C Full	3.6 V	-1 -1	0.05	1	μΑ
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = Open$,	Switch ON, See 図 8-2	25°C Full	3.6 V	-0.1 -1		0.1	μA
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 0 to V ₊ ,	Switch ON, See 図 8-2	25°C Full	3.6 V	-0.1 -1		0.1	μA
Digital Inputs (IN1, II	 N2) ⁽²⁾	OOW - 17		I uii				'	
Input logic high	V _{IH}			Full		V ₊ × 0.7			V
Input logic low	V _{IL}			Full		<u> </u>		V ₊ × 0.3	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	3.6 V	-1 -1	0.05	1	μA
Dynamic						<u> </u>			
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V_+ , or V_{NC} = V_+ and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, See \boxtimes 8-4	Full	3 V to 3.6 V	2.0		10.6	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V_{+} , or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See \boxtimes 8-4	Full	3 V to 3.6 V	1.0		8.3	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See 図 8-5	25°C	3 V to 3.6 V	0.5			ns
Charge injection	Q _C	$R_L = 50 \Omega$, CL = 0.1 nF,	See 図 8-9	25°C	3.3 V		3		рC
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See 図 8-6	25°C	3 V		220		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See 図 8-7	25°C	3 V		-65		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See 図 8-8	25°C	3 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, See ⊠ 8-10	25°C	3 V		0.015		%
Supply									
Positive supply current	I₊	$V_{IN} = V_{+}$ or GND,	Switch ON or OFF	25°C Full	3.6 V			10	μΑ
Change in supply current	ΔΙ+	V _{IN} = V ₊ - 0.6 V		Full	3.6 V			500	μA

⁽¹⁾ $T_A = 25^{\circ}C$

⁽²⁾ Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



6.4 Electrical Characteristics for 2.5-V Supply

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDIT	IONS	TA	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM} , V_{NO} , V_{NC}					0		V ₊	V
ON-state resistance	r _{on}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See 図 8-1	Full	2.3 V			50	Ω
ON-state resistance match between channels	Δr_{on}	V_{NO} or V_{NC} = 1.6 V, I_{COM} = -8 mA,	Switch ON, See 図 8-1	25°C	2.3 V		0.5		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See 図 8-1	25°C	2.3 V		27		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, See 図 8-2	25°C Full	2.7 V	-1 -1	0.05	1	μΑ
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{NC} or $V_{NO} = 0$ to V_{+} , $V_{COM} = Open$,	Switch ON, See 図 8-2	25°C Full	2.7 V	-0.1 -1		0.1	μΑ
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 0 to V ₊ ,	Switch ON, See ⊠ 8-2	25°C Full	2.7 V	-0.1 -1		0.1	μA
Digital Inputs (IN1, II	N2) ⁽²⁾								
Input logic high	V _{IH}			Full		V ₊ × 0.7			V
Input logic low	V _{IL}			Full				V ₊ × 0.3	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	2.7 V	-1 -1	0.05	1	μΑ
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V_+ , or V_{NC} = V_+ and V_{NO} = GND,	R_L = 500 Ω, C_L = 50 pF, See \boxtimes 8-4	Full	2.3 V to 2.7 V	2.5		17	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V_{+} , or V_{NC} = V_{+} and V_{NO} = GND,	R_L = 500 Ω, C_L = 50 pF, See \boxtimes 8-4	Full	2.3 V to 2.7 V	1.5		10.5	ns
Break-before-make time	t _{BBM}	$\begin{vmatrix} V_{NC} = V_{NO} = V_{+}/2, \\ R_{L} = 50 \ \Omega, \end{vmatrix}$	C _L = 35 pF, See ⊠ 8-5	25°C	2.3 V to 2.7 V	0.5			ns
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See 図 8-6	25°C	2.3 V		220		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See 図 8-7	25°C	2.3 V		-65		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See 図 8-8	25°C	2.3 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, See ⊠ 8-10	25°C	2.3 V		0.025		%
Supply									
Positive supply current	l+	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C Full	2.7 V			1 10	μA
Change in supply current	ΔI_{+}	V _{IN} = V ₊ - 0.6 V		Full	2.7 V			500	μA

⁽¹⁾ $T_A = 25^{\circ}C$

⁽²⁾ Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.5 Electrical Characteristics for 1.8-V Supply

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted)


PARAMETER	SYMBOL	TEST CONDIT	TONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	$V_{\text{COM}}, \ V_{\text{NO}}, V_{\text{NC}}$					0		V ₊	V
ON-state resistance	r _{on}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See 図 8-1	Full	1.65 V			180	Ω
ON-state resistance match between channels	Δr _{on}	V_{NO} or V_{NC} = 1.15 V, I_{COM} = -4 mA,	Switch ON, See 図 8-1	25°C	1.65 V		1		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See 図 8-1	25°C	1.65 V		110		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, See 図 8-2	25°C Full	1.95 V	-1 -1	0.05	1	μΑ
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{NC} or $V_{NO} = 0$ to V_{+} , $V_{COM} = Open$,	Switch ON, See 図 8-2	25°C Full	1.95 V	-0.1 -1		0.1	μΑ
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 0 to V ₊ ,	Switch ON, See ⊠ 8-2	25°C Full	1.95 V	-0.1 -1		0.1	μA
Digital Inputs (IN1, II	N2) ⁽²⁾								
Input logic high	V _{IH}			Full		V ₊ × 0.75			V
Input logic low	V _{IL}			Full				V ₊ × 0.25	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	1.95 V	-1 -1	0.05	1	μΑ
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V_+ , or V_{NC} = V_+ and V_{NO} = GND,	R_L = 500 Ω, C_L = 50 pF, See \boxtimes 8-4	Full	1.65 V to 1.95 V	5.5		27	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V_{+} , or V_{NC} = V_{+} and V_{NO} = GND,	R_L = 500 Ω, C_L = 50 pF, See \boxtimes 8-4	Full	1.65 V to 1.95 V	2		16	ns
Break-before-make time	t _{BBM}	$\begin{vmatrix} V_{NC} = V_{NO} = V_{+}/2, \\ R_{L} = 50 \ \Omega, \end{vmatrix}$	C _L = 35 pF, See ⊠ 8-5	25°C	1.65 V to 1.95 V	0.5			ns
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See 図 8-6	25°C	1.8 V		220		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See 図 8-7	25°C	1.8 V		-60		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See ⊠ 8-8	25°C	1.8 V		-66		dB
Total harmonic distortion	THD	R_L = 600 Ω, C_L = 50 pF, f = 600 Hz to 20 kHz, f See \mathbb{Z} 8-10		25°C	1.8 V		0.015		%
Supply									
Positive supply current	l ₊	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C Full	1.95 V			1 10	μA
Change in supply current	ΔΙ,	V _{IN} = V ₊ - 0.6 V		Full	1.95 V			500	μΑ

⁽¹⁾ $T_A = 25^{\circ}C$

⁽²⁾ Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.6 Typical Characteristics






7 Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
Δr_{on}	Difference of r _{on} between channels
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) being open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) being open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (NO to COM or NC to COM) in the ON state and the output (NC or NO) being open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Minimum input voltage for logic low for the control input (IN)
V _{IN}	Voltage at IN
I _{IH} , I _{IL}	Leakage current measured at IN
t _{ON}	Turnon time for the switch. Measure this parameter under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM/NC/NO) signal when the switch is turning ON.
t _{OFF}	Turnoff time for the switch. Measure this parameter under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM/NC/NO) signal when the switch is turning OFF.
t _{BBM}	Break-before-make time. Measure this parameter under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This measure is in coulombs (C) and is the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_O$, C_L is the load capacitance and ΔV_O is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NC to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C _{IN}	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This measure is in dB at a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state. OFF isolation, O_{ISO} = 20 LOG (V_{NC}/V_{COM}) dB, V_{COM} is the input and V_{NC} is the output.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This measure is at a specific frequency and in dB. Crosstalk, $X_{TALK} = 20 \log (V_{NC1}/V_{NO1})$, V_{NO1} is the input and V_{NC1} is the output.
BW	Bandwidth of the switch. This is the frequency where the gain of an ON channel is -3 dB below the dc gain. Gain is measured from the equation, 20 log (V_{NC}/V_{COM}) dB, where V_{NC} is the output and V_{COM} is the input.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND
ΔΙ+	This is the increase in I+ for each control (IN) input that is at the specified voltage, rather than at V+ or GND.



8 Parameter Measurement Information









図 8-1. ON-State Resistance (Ron)





ON-State Leakage Current
Channel ON $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{NC} \text{ or } V_{NO} = 0 \text{ to } V_+, V_{COM} = \text{Open}$ or $V_{NC} \text{ or } V_{NO} = \text{Open}, V_{COM} = 0 \text{ to } V_+$

oxtimes 8-2. ON- and OFF-State Leakage Current ($I_{COM(ON)}$, $I_{NC(OFF)}$, $I_{NO(OFF)}$, $I_{NO(ON)}$)



$$V_{BIAS} = V_{+}$$
 or GND $V_{IN} = V_{IH}$ or V_{IL} Capacitance is measured at NC, NO, COM, and IN inputs during ON and OFF conditions.

図 8-3. Capacitance (C_{IN}, C_{COM(ON)}, C_{NC(OFF)}, C_{NO(OFF)}, C_{NC(ON)}, C_{NO(ON)})






図 8-4. Turn-On Time (t_{ON}) and Turn-Off Time (t_{OFF})




図 8-5. Break-Before-Make Time (t_{BBM})





図 8-6. Frequency Response (BW)






Channel OFF: NC to COM $\label{eq:off-optimizer} \text{OFF Isolation} \, = \, 20 \, \log \, \frac{\text{V}_{\text{COM}}}{\text{V}_{\text{NC}}} \, \text{dB}$

Network Analyzer Setup

Source Power = 0 dBM

DC Bias = 350 mV

図 8-7. OFF Isolation (O_{ISO})



Channel ON: NC to COM
Channel OFF: NO to COM
Crosstalk = 20 log $\frac{V_{NO}}{V_{NC}}$ dB

Network Analyzer Setup

Source Power = 0 dBM

DC Bias = 350 mV

図 8-8. Crosstalk (X_{TALK)}




図 8-9. Charge Injection (Q_C)






図 8-10. Total Harmonic Distortion (THD)



9 Function and Summary of Characteristics

Input In	NC to COM COM to NC	NO to COM COM to NO		
L	ON	OFF		
Н	OFF	ON		

表 9-1. Summary of Characteristics

2x 9-1. Summary of Characteristics							
Configuration	2:1 Multiplexer and Demultiplexer (2 × SPDT)						
Number of channels	2						
r _{on}	15 Ω						
Δr_{on}	0.15 Ω						
r _{on(flat)}	4 Ω						
ton	8.7 ns						
t _{OFF}	6.8 ns						
t _{BBM}	0.5 ns						
Charge injection	7 pC						
Bandwidth	220 MHz						
OFF isolation	-65 dB at 10 MHz						
Crosstalk	-66 dB at 10 MHz						
Total harmonic distortion	0.01%						
I _{COM(off)} /I _{NC(OFF)}	±1 μA						
Package option	10-pin DGS						

Product Folder Links: TS5A23157-Q1

10 Detailed Description

10.1 Overview

The TS5A23157-Q1 is a 2 channel 2:1 switch (SPDT). It has a wide operating supply of 1.8 V to 5.5 V that allows for use in a wide array of applications from sample and hold circuits to communication protocol switching such as I2C or UART. The device supports bidirectional analog and digital signals on the source (NCx and NOx) and drain (COMx) pins.

10.2 Functional Block Diagram




図 10-1. TS5A23157-Q1 Functional Block Diagram

10.3 Feature Description

Bidirectional Operation

The TS5A23157-Q1 conducts equally well from source (NCx and NOx) to drain (COMx) or from drain (COMx) to source (NCx and NOx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

10.4 Device Functional Modes

The digital control pins (IN1 and IN2) are the logic pins that control their respective common connections (COM1 and COM2) with both the normally closed pathways (NC1 and NC2) and the normally open pathways (NO1 and NO2). When either or both digital control pins (IN1 and IN2) are pulled low their respecitive common (COM1 and COM2) and normally closed (NC1 and NC2) pins are connected. When either or both digital control pins (IN1 and IN2) are pulled high their respective common (COM1 and COM2) and normally open (NO1 and NO2) pins are connected.

The TS5A23157-Q1 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins (INx) should be tied to GND or VDD in order to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (NCx, NOx, and COMx) should be connected to GND.

11 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

11.1 Application Information

Common applications that require the features of the TS5A23157-Q1 include multiplexing various protocols from a processor MCU such as I2C, UART, or standard GPIO signals. With the TS5A23157-Q1's wide operating supply range different variations of signal levels with GPIO, UART, and I2C can all be passed and the supply voltage can vary with the needs of the system designer. A typical UART application is shown in the Typical Application Section.

11.2 Typical Application




図 11-1. TS5A23157-Q1 Used in UART Application

11.3 Design Requirements

For the typical application shown above - please use the following parameters shown below.

表 11-1. Design Parameters

PARAMETER	VALUE				
Supply Voltage	3.3 V				
Input / Output Voltage	0 V – 3.3 V				
Logic Input High	2.31 V – 3.3 V				
Logic Input Low	0 V – 0.99 V				

Product Folder Links: TS5A23157-Q1

11.4 Detailed Design Procedure

The TS5A23157-Q1 can be operated without any external components except for the supply decoupling capacitors. To ensure known logic states at start up - use pull-down resistors, between 10 K Ω and 100 K Ω , on each control input (INx). All inputs signals passing through the switch must fall within the recommend operating conditions of the TS5A23157-Q1 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. Due to the voltage range and bandwidth of the switch, it can support many applications such as I2C, UART, and GPIO switching.

11.5 Application Performance Plots

Three important parameters when using the TS5A23157-Q1 in any communication protocol / GPIO switching application are the bandwidth of the switch as well as off isolation and cross talk. The below figure shows the typical bandwidth, off isolation, and cross talk versus frequency. When implementing this use case of the switch it is crucial to understand the AC error that other signals may create when using this device.




図 11-2. AC Parmeters for TS5A23157-Q1 (V+ = 3V)

12 Power Supply Recommendations

The TS5A23157-Q1 operates across a wide supply range of 1.8 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Power-supply bypassing improves noise margin and prevents switching noise propagation from the VDD supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from VDD to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



13 Layout

13.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. The figure below shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 13-1. Trace Guidelines for TS5A23157-Q1

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies. Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals. Avoid stubs on the high-speed signals traces because they cause signal reflections. Route all high-speed signal traces over continuous GND planes, with no interruptions. Avoid crossing over antietch, commonly found with plane splits. When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown below.





図 13-2. Layer Stack Example for TS5A23157-Q1 device.

Product Folder Links: TS5A23157-Q1



13.2 Layout Example

- Decouple the VDD pin with a 0.1 μF capacitor, placed as close to the pin as possible.
- Make sure that the capacitor voltage rating is sufficient for the VDD supply.
- High-speed switches require proper layout and design procedures for optimum performance.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.






図 13-3. Layout Example of TS5A23157-Q1



14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

14.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

15.1 Ordering Information

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 105°C	VSSOP 10 – (DGS)	Tape and reel	TS5A23157TDGSRQ1	JBR
–40°C to 125°C	VSSOP 10 – (DGS)	Tape and reel	TS5A23157QDGSRQ1	SJC

Product Folder Links: TS5A23157-Q1

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	. ,					(4)	(5)		.,
TS5A23157QDGSRQ1	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	SJC
TS5A23157QDGSRQ1.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	SJC
TS5A23157TDGSRQ1	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	JBR
TS5A23157TDGSRQ1.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	JBR

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A23157-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

• Catalog : TS5A23157

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Apr-2021


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23157QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23157TDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 22-Apr-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23157QDGSRQ1	VSSOP	DGS	10	2500	346.0	346.0	29.0
TS5A23157TDGSRQ1	VSSOP	DGS	10	2500	346.0	346.0	29.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月