









TS3A24157

SCDS208B - JUNE 2007 - REVISED OCTOBER 2016

# TS3A24157 0.65-Ω 2-Channel SPDT Analog Switch 2-Channel 2:1 Multiplexer and Demultiplexer

#### **Features**

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.65-Ω Maximum)
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion
- 1.65-V to 3.6-V Single-Supply Operation
- **Bidirectional Signal Paths**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

### **Applications**

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

### 3 Description


The TS3A24157 is a bidirectional, 2-channel, singlepole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 3.6 V. The device offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transfer of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance and consumes very-low power. These features make this device suitable for portable audio applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T02A2A457	UQFN (10)	1.50 mm × 2.00 mm
TS3A24157	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Functional Block Diagram**



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1	8.3 Feature Description14
2	Applications 1	8.4 Device Functional Modes14
3	Description 1	9 Application and Implementation 15
4	Revision History2	9.1 Application Information15
5	Pin Configuration and Functions3	9.2 Typical Application 15
6	Specifications4	10 Power Supply Recommendations 16
٠	6.1 Absolute Maximum Ratings	11 Layout 16
	6.2 ESD Ratings	11.1 Layout Guidelines 16
	6.3 Recommended Operating Conditions	11.2 Layout Example16
	6.4 Thermal Information	12 Device and Documentation Support 17
	6.5 Electrical Characteristics: 3-V Supply	12.1 Device Support
	6.6 Electrical Characteristics: 2.5-V Supply	12.2 Documentation Support
	6.7 Electrical Characteristics: 1.8-V Supply	12.3 Receiving Notification of Documentation Updates 18
	6.8 Typical Characteristics	12.4 Community Resources
7	Parameter Measurement Information 10	12.5 Trademarks
8	Detailed Description	12.6 Electrostatic Discharge Caution
5	8.1 Overview	12.7 Glossary
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information19

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (September 2007) to Revision B


**Page** 

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
•	Deleted Ordering Information table; see POA at the end of the data sheet
•	Deleted Summary of Characteristics table
•	Changed V <sub>+</sub> pin name to VCC
•	Added Thermal Information table

Submit Documentation Feedback



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	NC1	I/O	Normally closed signal path	
2	NO1	I/O	Normally open signal path	
3	NC2	I/O	Normally closed signal path	
4	NO2	I/O	Normally open signal path	
5	GND	_	Ground	
6	COM2	I/O	Common signal path	
7	IN2	I	Digital control to connect COM2 to NO2 or NC2	
8	IN1	I	Digital control to connect COM1 to NO1 or NC1	
9	COM1	I/O	Common signal path	
10	VCC	_	Power supply	



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MII	N MAX	UNIT
Supply voltage		-0.	5 3.6	V
Analog signal voltage (4)		-0.	5 V <sub>CC</sub> + 0.5	V
Digital input voltage		-0.	5 3.6	V
Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM} < 0$	-50	50	mA
ON-state switch current	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-30	0 300	mA
ON-state peak switch current <sup>(5)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-50	0 500	mA
Digital input clamp current	V <sub>IN</sub> < 0	-50	)	mA
Continuous current through VCC			100	mA
Continuous current through GND		-10	0	mA
Storage temperature, T <sub>stg</sub>		-68	5 150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (4) This value is limited to 5.5 V (maximum).
- (5) Pulse at 1-ms duration < 10% duty cycle.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
$V_{NC}$		NC1, NC2	0	$V_{CC}$	
$V_{NO}$	Analog signal voltage	NO1, NO2	0	$V_{CC}$	V
$V_{COM}$		COM1, COM2	0	V <sub>CC</sub>	
$V_{\text{IN}}$	Digital input voltage		0	$V_{CC}$	V

#### 6.4 Thermal Information

		TS3A	TS3A24157			
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	RSE (UQFN)	UNIT		
		10 PINS	10 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	188.5	160.3	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76.5	77.8	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	108.2	82.2	°C/W		
ΨЈТ	Junction-to-top characterization parameter	15.3	4.3	°C/W		
ΨЈВ	Junction-to-board characterization parameter	106.8	82.2	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics: 3-V Supply

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG S	SWITCH							
	D 1 011 11	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{CC}, V_{CC} = 2$	2.7 V.	T <sub>A</sub> = 25°C		0.5	0.65	
r <sub>PEAK</sub>	Peak ON resistance	$I_{COM} = -100$ mA, Switch ON, Se	ee Figure 10	-40°C ≤ T <sub>A</sub> ≤ 85°C			0.75	Ω
		$V_{NC}$ or $V_{NO} = 2 \text{ V}, V_{CC} = 2.7 \text{ V},$		T <sub>A</sub> = 25°C		0.45	0.6	
r <sub>ON</sub>	ON-state resistance	$I_{COM} = -100$ mA, Switch ON, Second	ee Figure 10	-40°C ≤ T <sub>A</sub> ≤ 85°C			0.65	Ω
	ON-state resistance match	$V_{NC}$ or $V_{NO} = 2 \text{ V or } 0.8 \text{ V}, V_{CC}$	= 2 7 V	T <sub>A</sub> = 25°C		0.05	0.07	
$\Delta r_{ON}$	between channels	$I_{COM} = -100$ mA, Switch ON, Se		-40°C ≤ T <sub>A</sub> ≤ 85°C			0.08	Ω
			$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{NC}$	V <sub>CC</sub>		0.025		
r <sub>ON(FLAT)</sub>	ON-state resistance flatness	$V_{CC} = 2.7 \text{ V}, I_{COM} = -100 \text{ mA},$ Switch ON, See Figure 10	V <sub>NC</sub> or V <sub>NO</sub> =	T <sub>A</sub> = 25°C		0.01	0.04	Ω
,		Switch Oix, See Figure 10	2 V or 0.8 V	-40°C ≤ T <sub>A</sub> ≤ 85°C			0.1	
	NC and NO OFF lookage	$V_{NC}$ or $V_{NO} = 1$ V and $V_{COM} = 3$	V, or	T <sub>A</sub> = 25°C	-50		50	
I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	NC and NO OFF leakage current	$V_{NC}$ or $V_{NO} = 3$ V and $V_{COM} = 1$	V;	-40°C ≤ T <sub>A</sub> ≤ 85°C	-250		250	nA
		V <sub>CC</sub> = 3.6 V, Switch OFF, See					50	
I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	NC and NO ON leakage current	$V_{NC}$ or $V_{NO}$ = 1 V or 3 V, $V_{COM}$ $V_{CC}$ = 3.6 V, Switch ON, See F		$T_{A} = 25^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	-50 -400		400	nA
-NO(ON)								
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 1 \ $V_{CC}$ = 3.6 V, Switch ON, See F		$T_{A} = 25^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	-50 -400		50 400	nA
DICITAL	CONTROL INDUTE (ING. IND.)(1)	V <sub>CC</sub> = 0.0 V, Gillion 614, 600 T	19410 12	-40°C ≤ I <sub>A</sub> ≤ 85°C	-400		400	
	CONTROL INPUTS (IN1, IN2)(1)	0.7.V.s.V. < 0.0.V. 4000 < T	< 0.500		4.4			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>IH</sub>	Input logic high	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}, -40^{\circ}\text{C} \le \text{T}$			1.4		٥٠	V
V <sub>IL</sub>	Input logic low	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}, -40^{\circ}\text{C} \le \text{T}$	A S 85°C	T 0500			0.5	V
$I_{\rm IH},\ I_{\rm IL}$	$I_{IH}$ , $I_{IL}$ Input leakage current $V_{IN} = 3.6 \text{ V or GNE}$	$V_{IN} = 3.6 \text{ V or GND}, V_{CC} = 3.6 $	: 3.6 V or GND, V <sub>CC</sub> = 3.6 V	T <sub>A</sub> = 25°C	-50 450	5	50	nA
DVALANIO		-40°C ≤ T <sub>A</sub> ≤ 85°C		-150		150		
DYNAMIC			V 2.V.T 050	0			٥٢	
t <sub>ON</sub>	Turnon time	$V_{COM} = V_{CC}$ , $R_L = 50 \Omega$ , $C_L = 35 pF$ , See Figure 14	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$			20	35	ns
				$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$		40	40	
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC}$ , $R_L = 50 \Omega$ , $C_L = 35 pF$ , See Figure 14	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$			12	25	ns
				$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$	4	40	30	
t <sub>BBM</sub>	Break-before-make time	$V_{NC} = V_{NO} = V_{CC}$ , $R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$ , See Figure 15	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$		1	10	25	ns
	01			$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$	0.5	0.75	30	
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1$ nF,	See Figure 19			8.75		pC
$C_{NC(OFF)}$ , $C_{NO(OFF)}$	NC and NO OFF capacitance	$(V_{NC} \text{ or } V_{NO}) = V_{CC} \text{ or GND, Sv}$	vitch OFF, See Figure	e 13		50		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC and NO ON capacitance	$(V_{NC} \text{ or } V_{NO}) = V_{CC} \text{ or GND, Sw}$	vitch ON, See Figure	13		140		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON, See Figure 13				140		pF
Cı	Digital input capacitance	V <sub>IN</sub> = V <sub>CC</sub> or GND, See Figure 13				2		pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON, See Figure 16				50		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ , See Figure 17				-72		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $f = 1 MHz$ , See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega$ , $C_L = 50 pF$ , $f = 20 Hz$ to 20 kHz, See Figure 20		gure 20		0.005%		
SUPPLY		•						
_				T <sub>A</sub> = 25°C		15	200	
I <sub>CC</sub>	Positive supply current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6 \text{ V}$		-40°C ≤ T <sub>A</sub> ≤ 85°C			1200	nA

<sup>(1)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub>or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.



### 6.6 Electrical Characteristics: 2.5-V Supply

 $V_{CC} = 2.5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG	SWITCH	ı		1				
_	Deels ON seedstands	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} = 2$	2.3 V,	T <sub>A</sub> = 25°C		0.55	0.75	0
r <sub>PEAK</sub>	Peak ON resistance	$I_{COM} = -8$ mA, Switch ON, See		-40°C ≤ T <sub>A</sub> ≤ 85°C			0.9	Ω
_	ON state registance	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ , $V_{CC} = 2.3 \text{ V}$	V,	T <sub>A</sub> = 25°C		0.56	0.75	0
r <sub>ON</sub>	ON-state resistance	$I_{COM} = -8$ mA, Switch ON, See		-40°C ≤ T <sub>A</sub> ≤ 85°C			0.85	Ω
۸	ON-state resistance match	$V_{NO}$ or $V_{NC} = 1.8 \text{ V or } 0.8 \text{ V}, V_{O}$	<sub>CC</sub> = 2.3 V,	T <sub>A</sub> = 25°C		0.1	0.15	
$\Delta r_{ON}$	between channels	$I_{COM} = -8$ mA, Switch ON, See		-40°C ≤ T <sub>A</sub> ≤ 85°C			0.15	Ω
			$0 \le (V_{NO} \text{ or } V_{NC}) \le 0$	V <sub>cc</sub>		0.1	0.15	
r <sub>ON(FLAT)</sub>	ON-state resistance flatness	$V_{CC} = 2.3 \text{ V}, I_{COM} = -8 \text{ mA},$ Switch ON, See Figure 10	V <sub>NO</sub> or V <sub>NC</sub> =	T <sub>A</sub> = 25°C			0.17	Ω
		Cilicii Cili, Coo i iguio io	0.8 V or 1.8 V	$-40$ °C $\leq T_A \leq 85$ °C			0.2	
I <sub>NC(OFF)</sub> ,	NC and NO OFF leakage	V <sub>NC</sub> or V <sub>NO</sub> = 0.5 V and V <sub>COM</sub> =		T <sub>A</sub> = 25°C	-50		50	
I <sub>NO(OFF)</sub>	current	$V_{NC}$ or $V_{NO}$ = 2.2 V and $V_{COM}$ = $V_{CC}$ = 2.7 V, Switch OFF, See		-40°C ≤ T <sub>A</sub> ≤ 85°C	-250		250	nA
I <sub>NC(ON)</sub> ,		$V_{NC}$ or $V_{NO} = 0.5 \text{ V or } 2.2 \text{ V}, V_{O}$	COM = Open.	T <sub>A</sub> = 25°C	-50		50	
I <sub>NO(ON)</sub>	NC and NO ON leakage current	V <sub>CC</sub> = 2.7 V, Switch ON, See F		-40°C ≤ T <sub>A</sub> ≤ 85°C	-400		400	nA
		$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0.5	5 V or 2 2 V	T <sub>A</sub> = 25°C	-50		50	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{CC} = 2.7 \text{ V, Switch ON, See F}$		-40°C ≤ T <sub>A</sub> ≤ 85°C	-400		400	nA
DIGITAL C	CONTROL INPUTS (IN1, IN2)(1)	1		1				
V <sub>IH</sub>	Input logic high	$2.3 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}, -40^{\circ}\text{C} \le \text{T}$	A ≤ 85°C		1.25			V
V <sub>IL</sub>	Input logic low	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}, -40^{\circ}\text{C} \le \text{T}$	A ≤ 85°C				0.5	V
				T <sub>A</sub> = 25°C	-50		50	
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	$V_{IN} = 2.7 \text{ V or GND}, V_{CC} = 2.7$	V	-40°C ≤ T <sub>A</sub> ≤ 85°C	-50		50	nA
DYNAMIC		1		1				
	<b>-</b>	$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C		23	45	
t <sub>ON</sub>	Turnon time	C <sub>L</sub> = 35 pF, See Figure 14	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	′, –40°C ≤ T <sub>A</sub> ≤ 85°C			50	ns
		$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C		17	27	
t <sub>OFF</sub>	Turnoff time	C <sub>L</sub> = 35 pF, See Figure 14	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	′, –40°C ≤ T <sub>A</sub> ≤ 85°C			30	ns
		$V_{NC} = V_{NO} = V_{CC}$ , $R_L = 50 \Omega$ ,	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C	2	14	30	
t <sub>BBM</sub>	Break-before- make time	C <sub>L</sub> = 35 pF, See Figure 15	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	′, –40°C ≤ T <sub>A</sub> ≤ 85°C	1		35	ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1$ nF,	See Figure 19			8		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC and NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Swi	tch OFF, See Figure	13		50		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC and NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Swi	tch ON, See Figure 1	3		140		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON, See Figure 13				140		pF
Cı	Digital input capacitance	V <sub>IN</sub> = V <sub>CC</sub> or GND, See Figure 13				2		pF
BW	Bandwidth	$R_L$ = 50 Ω, Switch ON, See Figure 16				50		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ , See Figure 17				-72		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $f = 1 MHz$ , See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega, C_L = 50 pF, f = 20$	Hz to 20 kHz, See F	igure 20	(	0.006%		
SUPPLY				1				
	Don'the areas to	V V 0ND V 0 = 1		T <sub>A</sub> = 25°C		10	150	^
Icc	Positive supply current $V_{IN} = V_{CC}$ or GND, $V_{CC} = 2.7 \text{ V}$		-40°C ≤ T <sub>A</sub> ≤ 85°C				nΑ	

<sup>(1)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub>or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



### 6.7 Electrical Characteristics: 1.8-V Supply


 $V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG	SWITCH							
_	Dook ON registeres	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} =$	= 1.65 V,	T <sub>A</sub> = 25°C	0.8		1.25	0
r <sub>PEAK</sub>	Peak ON resistance	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T <sub>A</sub> ≤ 85°C			1.4	Ω
_	ON state registeres	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ , $V_{CC} = 1.6 \text{ V}$	65 V,	T <sub>A</sub> = 25°C	0.6		0.95	
r <sub>ON</sub>	ON-state resistance	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T <sub>A</sub> ≤ 85°C			1	Ω
A =	ON-state resistance match	V <sub>NO</sub> or V <sub>NC</sub> = 0.6 V or 1.5 V, V	√ <sub>CC</sub> = 1.65 V,	T <sub>A</sub> = 25°C	0.1		0.15	0
$\Delta r_{ON}$	between channels	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T <sub>A</sub> ≤ 85°C			0.15	Ω
			$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}$			0.35	0.13	
r <sub>ON(FLAT)</sub>	ON-state resistance flatness	$V_{CC} = 1.65 \text{ V}, I_{COM} = -2 \text{ mA},$ Switch ON, See Figure 10	V <sub>NO</sub> or V <sub>NC</sub> =	T <sub>A</sub> = 25°C		0.05		Ω
		Switch Gre, Good riguid To	0.6 V or 1.5 V	-40°C ≤ T <sub>A</sub> ≤ 85°C			0.2	
history	NC and NO OFF leakage	$V_{NC}$ or $V_{NO} = 0.3 \text{ V}$ and $V_{COM}$		T <sub>A</sub> = 25°C	-50		50	
I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	current	$V_{NC}$ or $V_{NO}$ = 1.65 V and $V_{COI}$ $V_{CC}$ = 1.65, Switch OFF, See	<sub>M</sub> = 0.3 V; Figure 11	-40°C ≤ T <sub>A</sub> ≤ 85°C	-250		250	nA
I <sub>NC(ON)</sub> ,	NC and NO ON leakage	$V_{NC}$ or $V_{NO} = 0.3 \text{ V or } 1.65 \text{ V}$ ,	V <sub>COM</sub> = Open,	T <sub>A</sub> = 25°C	-50		50	
I <sub>NO(ON)</sub>	current	V <sub>CC</sub> = 1.95 V, Switch ON, See		-40°C ≤ T <sub>A</sub> ≤ 85°C	-400		400	nA
	00110111	V <sub>NC</sub> or V <sub>NO</sub> = Open, V <sub>COM</sub> = 0	.3 V or 1.65 V.	T <sub>A</sub> = 25°C	-50		50	
I <sub>COM(ON)</sub>	COM ON leakage current	V <sub>CC</sub> = 1.95 V, Switch ON, See		-40°C ≤ T <sub>A</sub> ≤ 85°C	-400		400	nA
DIGITAL C	CONTROL INPUTS (IN1, IN2)(1)	1					<u> </u>	
V <sub>IH</sub>	Input logic high	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V, –40°C	$1.65 \text{ V} \le \text{V}_{CC} \le 1.95 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$		1			V
V <sub>IL</sub>	Input logic low	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V, –40°C	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V, -40°C ≤ T <sub>A</sub> ≤ 85°C				0.4	V
				25°C		0	50	
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	$V_{IN} = 1.95 \text{ V or GND}, V_{CC} = 1$	.95 V	-40°C ≤ T <sub>A</sub> ≤ 85°C			150	nA
DYNAMIC				1				
	<b>-</b>	$V_{COM} = V_{CC}$ , $R_L = 50 \Omega$ ,	$V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$	;		33	75	
t <sub>ON</sub>	Turnon time	$C_L = 35 \text{ pF}, \text{ See Figure 14}$	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V,	-40°C ≤ T <sub>A</sub> ≤ 85°C			80	ns
		$V_{COM} = V_{CC}$ , $R_L = 50 \Omega$ ,	$V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$	;		24	35	
t <sub>OFF</sub>	Turnoff time	$C_L = 35 \text{ pF}, \text{ See Figure 14}$	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V,	-40°C ≤ T <sub>A</sub> ≤ 85°C			40	ns
		$V_{NC} = V_{NO} = V_{CC}$ , $R_L = 50 \Omega$ ,	V <sub>CC</sub> = 1.8 V, T <sub>A</sub> = 25°C	;	2	20	40	
t <sub>BBM</sub>	Break-before- make time	$C_L = 35 \text{ pF}, \text{ See Figure 15}$	1.65 V ≤ V <sub>CC</sub> ≤ 1.95 V,	-40°C ≤ T <sub>A</sub> ≤ 85°C	1		50	ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1$ nF	, See Figure 19			4		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC and NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Sv	vitch OFF, See Figure 13	3		50		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC and NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Sv	vitch ON, See Figure 13			140		pF
C <sub>COM(ON)</sub>	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, Switch C	ON, See Figure 13			140		pF
C <sub>I</sub>	Digital input capacitance	V <sub>IN</sub> = V <sub>CC</sub> or GND, See Figure 13				2		pF
BW	Bandwidth	$R_L$ = 50 Ω, Switch ON, See Figure 16				48		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ , See Figure 17				-73		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz, See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega$ , $C_L = 50 pF$ , $f = 20$	0 Hz to 20 kHz, See Figu	ure 20		0.005%		
Supply								-
	Danish a samula samula	V V == OND V + 4.00	- V	T <sub>A</sub> = 25°C		10	100	- ^
Icc	Positive supply current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 1.95$	) V	-40°C ≤ T <sub>A</sub> ≤ 85°C			600	nA

<sup>(1)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub>or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.




### 6.8 Typical Characteristics





### **Typical Characteristics (continued)**



Submit Documentation Feedback



### 7 Parameter Measurement Information






Figure 10. ON-State Resistance



 $I_{NC(OFF)},\ I_{NC(PWROFF)},\ I_{NO(OFF)},\ I_{NO(PWROFF)},\ I_{COM(OFF)},\ I_{COM(PWROFF)}$ 

Figure 11. OFF-State Leakage Current




 $I_{COM(ON)}, I_{NC(ON)}, I_{NO(ON)}$ 

Figure 12. ON-State Leakage Current

Submit Documentation Feedback



### **Parameter Measurement Information (continued)**




V<sub>BIAS</sub>=V<sub>CC</sub> or GND

 $V_I = V_{CC}$  or GND

Capacitance is measured at NC, NO, COM, and IN inputs during ON and OFF conditions.

 $C_{\mathsf{I}},\,C_{\mathsf{COM}(\mathsf{ON})},\,C_{\mathsf{NC}(\mathsf{OFF})},\,C_{\mathsf{NO}(\mathsf{OFF})},\,C_{\mathsf{NC}(\mathsf{ON})},\,C_{\mathsf{NO}(\mathsf{ON})}$ 

Figure 13. Capacitance




- (1) All input pulses are supplied by generators having the following characteristics:
  - PRR ≤ 10 MHz
  - $Z_O = 50 \Omega$
  - t<sub>r</sub> < 5 ns</li>
  - t<sub>f</sub> < 5 ns
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 14. Turnon and Turnoff Time

Copyright © 2007–2016, Texas Instruments Incorporated



### **Parameter Measurement Information (continued)**



- (1) All input pulses are supplied by generators having the following characteristics:
  - PRR ≤ 10 MHz
  - $Z_O = 50 \Omega$
  - t<sub>r</sub> < 5 ns</li>
  - t<sub>f</sub> < 5 ns</li>
- A. C<sub>L</sub> includes probe and jig capacitance.

Figure 15. Break-Before-Make Time




Figure 16. Bandwidth




Figure 17. OFF Isolation

Channel OFF: NC to COM V<sub>I</sub> = V<sub>CC</sub> or GND

**Network Analyzer Setup** 

Source Power = 0 dBm (632-mV P-P at 50-Ωload) DC Bias = 350 mV

Submit Documentation Feedback



### **Parameter Measurement Information (continued)**






Figure 18. Crosstalk



- (1) All input pulses are supplied by generators having the following characteristics:
  - PRR ≤ 10 MHz
  - Z<sub>O</sub> = 50 Ω
  - t<sub>r</sub> < 5 ns</li>
  - $t_f < 5 \text{ ns}$
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 19. Charge Injection



(1) C<sub>L</sub> includes probe and jig capacitance.

Figure 20. Total Harmonic Distortion

Submit Documentation Feedback




### 8 Detailed Description

#### 8.1 Overview

The TS3A24157 is a bidirectional, 2-channel, single-pole double-throw (SPDT) analog switch. This switch offers low ON-state resistance and excellent THD performance which makes it great for interfacing with an ADC.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The TS3A24157 is a bidirectional device that has two single-pole, double-throw switches. The two channels of the switch are controlled independently by two digital signals; one digital control for each single-pole, doublethrow switch.

#### 8.4 Device Functional Modes

To allow signals to pass between the NC and COM pins you must set the digital control IN pin *Low* To allow signals to pass between the NO and COM pins you must set the digital control IN pin *High* 

**Table 1. Function Table** 

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

### 9.2 Typical Application




Figure 21. Typical Application Schematic

#### 9.2.1 Design Requirements

The TS3A24157 can be properly operated without any external components.

When unused, pins COM, NC, and NO may be left floating.

Digital control pins IN must be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.


#### 9.2.2 Detailed Design Procedure

Ensure that all of the signals passing through the switch are within the ranges specified in *Recommended Operating Conditions* to ensure proper performance.



### **Typical Application (continued)**

#### 9.2.3 Application Curves



 $V_{CC}$  = 2.7 V Figure 22.  $r_{ON}$  vs  $V_{COM}$ 

### 10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute-maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence  $V_{CC}$  on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{CC}$  supply to other components. A 0.1- $\mu$ F capacitor, connected from VCC to GND, is adequate for most applications

### 11 Layout

#### 11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are placed as close to the device as possible. Use large ground planes where possible.

#### 11.2 Layout Example




Figure 23. TS3A24157 Example Layout



### 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Device Nomenclature

V<sub>COM</sub> Voltage at COM.V<sub>NC</sub> Voltage at NC.V<sub>NO</sub> Voltage at NO.

r<sub>ON</sub> Resistance between COM and NC or COM and NO ports when the channel is ON.

 $r_{PEAK}$  Peak ON-state resistance over a specified voltage range.  $\Delta r_{ON}$  Difference of  $r_{ON}$  between channels in a specific device.

**r**<sub>ON(FLAT)</sub> Difference between the maximum and minimum value of r<sub>ON</sub> in a channel over the specified range

of conditions.

I<sub>NC(OFF)</sub> Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF

state under worst-case input and output conditions.

 $I_{NC(PWROFF)}$  Leakage current measured at the NC port during the power-down condition ( $V_{CC} = 0$ ).

I<sub>NO(OFF)</sub> Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the

OFF state under worst-case input and output conditions.

 $I_{NO(PWROFF)}$  Leakage current measured at the NO port during the power-down condition ( $V_{CC} = 0$ ).

I<sub>NC(ON)</sub> Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON

state and the output (COM) open.

I<sub>NO(ON)</sub> Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON

state and the output (COM) open.

I<sub>COM(ON)</sub> Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM

to NC) in the ON state and the output (NC or NO) open.

 $I_{COM(PWROFF)}$  Leakage current measured at the COM port during the power-down condition ( $V_{CC} = 0$ ).

V<sub>IH</sub> Minimum input voltage for logic high for the control input (IN).

 $V_{IL}$  Maximum input voltage for logic low for the control input (IN).

**V**<sub>I</sub> Voltage at the control input (IN).

I<sub>IH</sub>, I<sub>IL</sub> Leakage current measured at the control input (IN).

ton Turnon time for the switch. This parameter is measured under the specified range of conditions and

by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or

NO) signal when the switch is turning ON.

t<sub>OFF</sub> Turnoff time for the switch. This parameter is measured under the specified range of conditions and

by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or

NO) signal when the switch is turning OFF.

t<sub>BBM</sub> Break-before-make time. This parameter is measured under the specified range of conditions and

by the propagation delay between the output of two adjacent analog channels (NC and NO) when

the control signal changes state.

Q<sub>c</sub> Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the

analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection,  $Q_C = C_L \times \Delta V_{COM}$ ,  $C_L$  is the

load capacitance and  $\Delta V_{\text{COM}}$  is the change in analog output voltage.

**C**<sub>NC(OFF)</sub> Capacitance at the NC port when the corresponding channel (NC to COM) is OFF.

**C**<sub>NO(OFF)</sub> Capacitance at the NO port when the corresponding channel (NO to COM) is OFF.

Copyright © 2007–2016, Texas Instruments Incorporated



#### **Device Support (continued)**

C<sub>NC(ON)</sub>
 Capacitance at the NC port when the corresponding channel (NC to COM) is ON.
 C<sub>NO(ON)</sub>
 Capacitance at the NO port when the corresponding channel (NO to COM) is ON.

**C**<sub>COM(ON)</sub> Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON.

**C**<sub>I</sub> Capacitance of control input (IN).

O<sub>ISO</sub> OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in

dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF

state.

X<sub>TALK</sub> Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel

(NC to NO or NO to NC). This is measured in a specific frequency and in dB.

BM Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below

the DC gain.

**THD** Total harmonic distortion describes the signal distortion caused by the analog switch. This is

defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to

the absolute magnitude of the fundamental harmonic.

 $I_{CC}$  Static power-supply current with the control (IN) pin at  $V_{CC}$  or GND.

#### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS3A24157DGSR	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JZO, JZR)
TS3A24157DGSR.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JZO, JZR)
TS3A24157DGSRG4.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	-	Call TI	Call TI	-40 to 85	
TS3A24157RSER	Active	Production	UQFN (RSE)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JZO
TS3A24157RSER.B	Active	Production	UQFN (RSE)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JZO

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Mar-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A24157DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TS3A24157RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 28-Mar-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A24157DGSR	VSSOP	DGS	10	2500	346.0	346.0	35.0
TS3A24157RSER	UQFN	RSE	10	3000	189.0	185.0	36.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated