

SLLS829C - APRIL 2007 - REVISED MARCH 2011

RS-232 TRANSCEIVER WITH SPLIT SUPPLY PIN FOR LOGIC SIDE

Check for Samples: TRS3386E

FEATURES

- V_L Pin for Compatibility With Mixed-Voltage Systems Down to 2.5 V on Logic Side
- Enhanced ESD Protection on RIN Inputs and DOUT Outputs
 - ±15-kV Human-Body Model
 - ±15-kV IEC 61000-4-2, Air-Gap Discharge
 - ±8-kV IEC 61000-4-2, Contact Discharge
- Low 300-µA Supply Current
- Specified 250-kbps Data Rate
- 1-µA Low-Power Shutdown
- Meets EIA/TIA-232 Specifications Down to 3 V
- Designed to be Interchangeable With Industry Standard '3386 Devices

APPLICATIONS

- Hand-Held Equipment
- PDAs
- Cell Phones
- Battery-Powered Equipment
- Data Cables

	PW	OR DW PACKA TOP VIEW	GE
V+2 19 V _{CC} C1-3 18 GND C2+4 17 DOUT1 C2-5 16 DOUT2 V-6 15 DOUT3 DIN17 14 RIN1 DIN28 13 RIN2 DIN39 12 V _L ROUT210 11 ROUT1	C1-3 C2+4 C2-5 V-6 DIN17 DIN28 DIN39	•	18 GND 17 DOUT1 16 DOUT2 15 DOUT3 14 RIN1 13 RIN2 12 V _L

DESCRIPTION/ORDERING INFORMATION

The TRS3386E is a three-driver and two-receiver RS-232 interface device, with split supply pins for mixed-signal operations. All RS-232 inputs and outputs are protected to ± 15 kV using the IEC 61000-4-2 Air-Gap Discharge method, ± 8 kV using the IEC 61000-4-2 Contact Discharge method, and ± 15 kV using the Human-Body Model.

The charge pump requires only four small 0.1-µF capacitors for operation from a 3.3-V supply. The TRS3386E is capable of running at data rates up to 250 kbps, while maintaining RS-232-compliant output levels.

The TRS3386E has a unique V_L pin that allows operation in mixed-logic voltage systems. Both driver in (DIN) and receiver out (ROUT) logic levels are pin programmable through the V_L pin. The TRS3386E is available in a space-saving thin shrink small-outline package (TSSOP).

T _A	PACKAGE ⁽¹⁾ (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – PW	TRS3386ECPWR	RV86EC
0 0 10 70 0	SOIC – DW	TRS3386ECDWR	TRS3386EC
40°C to 95°C	TSSOP – PW	TRS3386EIPWR	RV86EI
–40°C to 85°C	SOIC – DW	TRS3386EIDWR	TRS3386EI

ORDERING INFORMATION

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS829C - APRIL 2007 - REVISED MARCH 2011

Table 1. TRUTH TABLE (SHUTDOWN FUNCTION)						
PWRDWN DRIVER OUTPUTS		RECEIVER OUTPUTS	CHARGE PUMP			
L	High-Z	High-Z	Inactive			
Н	Active	Active	Active			

-----.



INSTRUMENTS

www.ti.com

SLLS829C - APRIL 2007 - REVISED MARCH 2011

TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION				
NAME	NO.	DESCRIPTION				
C1+	1	Positive terminal of the voltage-doubler charge-pump capacitor				
V+	2	5.5-V supply generated by the charge pump				
C1–	3	Negative terminal of the voltage-doubler charge-pump capacitor				
C2+	4	Positive terminal of the inverting charge-pump capacitor				
C2–	5	Negative terminal of the inverting charge-pump capacitor				
V–	6	-5.5-V supply generated by the charge pump				
DIN1 DIN2 DIN3	7 8 9	Driver inputs				
ROUT2 ROUT1	10 11	Receiver outputs. Swing between 0 and V_L .				
VL	12	Logic-level supply. All CMOS inputs and outputs are referenced to this supply.				
RIN2 RIN1	13 14	RS-232 receiver inputs				
DOUT3 DOUT2 DOUT1	15 16 17	RS-232 driver outputs				
GND	18	Ground				
V _{CC}	19	3-V to 5.5-V supply voltage				
PWRDWN	20	Powerdown input L = Powerdown H = Normal operation				

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	V _{CC} to GND		-0.3	6	V
	V _L to GND		-0.3	V _{CC} + 0.3	V
	V+ to GND		-0.3	7	V
	V- to GND			-7	V
	V+ + V- ⁽²⁾			13	V
		DIN, PWRDWN to GND	-0.3	6	v
VI	Input voltage	RIN to GND		±25	V
V		DOUT to GND		±13.2	v
Vo	Output voltage	ROUT	-0.3	V _L + 0.3	v
	Short-circuit duration DOUT to GND			Continuous	
	Continuous power dissipation	T _A = 70°C, 20-pin TSSOP (derate 7 mW/°C above 70°C)		559	mW
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C
	Lead temperature (soldering, 10 s)			300	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

Recommended Operating Conditions

				MIN	MAX	UNIT
V _{CC}	Supply voltage			3	5.5	V
VL	Supply voltage			2.25	V_{CC}	V
	Input logic threshold low	DIN, PWRDWN	$V_L = 3 V \text{ or } 5.5 V$		0.8	V
		DIN, PWRDWN	$V_L = 2.3 V$		0.6	v
			$V_L = 5.5 V$	2.4		
Input logic threshold high	DIN, PWRDWN	$V_L = 3 V$	2.0		V	
			$V_L = 2.7 V$	1.4		
		TRS3386ECPWR	0	70	°C	
	Operating temperature		TRS3386EIPWR	-40	85	U
	Receiver input voltage			-25	25	V

Electrical Characteristics

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V ± 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V ± 10%) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
DC Characteristics (V_{CC} = 3.3 V or 5 V, T_A = 25°C)							
Powerdown supply current	PWRDWN = GND, All inputs at V _{CC} or GND		1	10	μA		
Supply current	$\overline{PWRDWN} = V_{CC}$, No load		0.3	1	mA		

(1) Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

ESD Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Human-Body Model	±15	
RIN, DOUT	IEC 61000-4-2 Air-Gap Discharge	±15	kV
	IEC 61000-4-2 Contact Discharge	±8	

RECEIVER SECTION

Electrical Characteristics

over operating free-air temperature range, $V_{CC} = V_L = 3 V$ to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V ± 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V ± 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{off}	Output leakage current	ROUT, receivers disab	led		±0.05	±10	μA
V _{OL}	Output voltage low	I _{OUT} = 1.6 mA				0.4	V
V _{OH}	Output voltage high	$I_{OUT} = -1 \text{ mA}$		$V_{L} - 0.6$	$V_L - 0.1$		V
V	Input throopold low	T 25°C	$V_L = 5 V$	0.8	1.2		V
V _{IT–}	Input threshold low	$T_A = 25^{\circ}C$	$V_{L} = 3.3 V$	0.6	1.5		v
V	Innut throok old bigh	T 25°C	$V_L = 5 V$		1.8	2.4	V
V _{IT+}	Input threshold high	$T_A = 25^{\circ}C$	$V_{L} = 3.3 V$		1.5	2.4	v
V _{hys}	Input hysteresis				0.5		V
	Input resistance	$T_A = 25^{\circ}C$		3	5	7	kΩ

(1) Typical values are at V_{CC} = V_L = 3.3 V, T_A = 25°C

Switching Characteristics

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 µF (tested at 3.3 V ± 10%), C1 = 0.047 µF, C2–C4 = 0.33 µF (tested at 5 V ± 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

PARAMETER		TEST CONDITIONS		UNIT
t _{PHL}	Receiver propagation dolog	People or input to receiver output $C = 150 \text{ pc}$	0.15	
t _{PLH}	Receiver propagation delay	Receiver input to receiver output, $C_L = 150 \text{ pF}$		μs
t _{PHL} – t _{PLH}	Receiver skew		50	ns
t _{en}	Receiver output enable time	From PWRDWN	200	ns
t _{dis}	Receiver output disable time	From PWRDWN	200	ns

(1) Typical values are at V_{CC} = V_L = 3.3 V, T_A = 25°C.

SLLS829C - APRIL 2007 - REVISED MARCH 2011

DRIVER SECTION

Electrical Characteristics

over operating free-air temperature range, $V_{CC} = V_L = 3 V$ to 5.5 V, C1–C4 = 0.1 µF (tested at 3.3 V ± 10%), C1 = 0.047 µF, C2–C4 = 0.33 µF (tested at 5 V ± 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	Output voltage swing	All driver outputs loaded with 3 k Ω to ground	±5	±5.4		V
r _O	Output resistance	$V_{CC} = V + = V - = 0$, Driver output = ±2 V	300	10M		Ω
I _{OS}	Output short-circuit current	$V_{T_OUT} = 0$			±60	mA
I _{OZ}	Output leakage current	$V_{T_OUT} = \pm 12$ V, Driver disabled, $V_{CC} = 0$ or 3 V to 5.5 V			±25	μA
	Driver input hysteresis				0.5	V
	Input leakage current	DIN, PWRDWN		±0.01	±1	μA

(1) Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}C$

Timing Requirements

over operating free-air temperature range, $V_{CC} = V_L = 3 V$ to 5.5 V, C1–C4 = 0.1 µF (tested at 3.3 V ± 10%), C1 = 0.047 µF, C2–C4 = 0.33 µF (tested at 5 V ± 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER			MIN	TYP ⁽¹⁾	MAX	UNIT
	Maximum data rate	$R_L = 3 k\Omega, C_L = 1000 pF, C$	$R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF}$, One driver switching				kbps
	Time-to-exit powerdown	V _{T_OUT} > 3.7 V			100		μs
t _{PHL} – t _{PLH}	Driver skew ⁽²⁾				100		ns
		$V_{CC} = 3.3 V,$ $T_A = 25^{\circ}C,$	$C_{L} = 150 \text{ pF} \text{ to } 1000 \text{ pF}$	6		30	
	$R_1 = 3 k\Omega \text{ to } 7 k\Omega.$	C _L = 150 pF to 2500 pF	4		30	V/µs	

(1) Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) Driver skew is measured at the driver zero crosspoint.

ESD Protection


PARAMETER	TEST CONDITIONS	TYP	UNIT
RIN, DOUT	Human-Body Model	±15	
	IEC 61000-4-2 Air-Gap Discharge	±15	kV
	IEC 61000-4-2 Contact Discharge	±8	

SLLS829C - APRIL 2007 - REVISED MARCH 2011

TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION




TRS3386E

TEXAS INSTRUMENTS

SLLS829C - APRIL 2007 - REVISED MARCH 2011


www.ti.com





- NOTES: A. CL includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_f \le 10$ ns, $t_f \le 10$ ns.






NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew



NOTES: A. C_L includes probe and jig capacitance. B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 3. Receiver Propagation Delay Times


TRS3386E



www.ti.com

SLLS829C - APRIL 2007 - REVISED MARCH 2011





NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 4. Receiver Enable and Disable Times

REVISION HISTORY

CI	hanges from Revision B (April 2009) to Revision C	Page
•	Changed V _L Pin for Compatibility With Mixed-Voltage Systems Down to 2.5 V (originally 1.8 V) on the Logic Side	1
•	Changed V _L Supply MIN value from 1.65 V to 2.25 V.	4
•	Deleted V _L = 1.65V parameter from Input logic threshold low.	4
•	Deleted V _L = 1.95V parameter from Input logic threshold high.	4



www.ti.com



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TRS3386ECDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3386EC
TRS3386ECDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3386EC
TRS3386ECPW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	0 to 70	RV86EC
TRS3386ECPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC
TRS3386ECPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC
TRS3386ECPWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC
TRS3386EIDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3386EI
TRS3386EIDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3386EI
TRS3386EIPW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	RV86EI
TRS3386EIPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RV86EI
TRS3386EIPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RV86EI

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



PACKAGE OPTION ADDENDUM

30-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3386ECDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TRS3386ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TRS3386EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3386ECDWR	SOIC	DW	20	2000	356.0	356.0	45.0
TRS3386ECPWR	TSSOP	PW	20	2000	353.0	353.0	32.0
TRS3386EIPWR	TSSOP	PW	20	2000	353.0	353.0	32.0

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated