













Documents

TRS3122E

JAJSC61C -MAY 2016-REVISED MAY 2016

TRS3122E 1.8V低電力デュアルRS-232トランシー

特長

- 拡張されたV_{CC}動作ノード: 1.8V、3.3V、5.0V
 - 独自のトリプラー・チャージ・ポンプ・アーキテクチャ により、1.8Vの低いVccが可能になり、同時に3.3V および5V電源との互換性も維持
- レベルシフト機能が統合されているため、外部電 源や追加のレベル・シフタが不要になり、低電圧 MCUとの接続も可能
- RIN入力とDOUT出力のESD保護機能を強化
 - ±15kV IEC 61000-4-2空中放電
 - ±8kV IEC 61000-4-2接触放電
 - ±15kV人体モデル
- データ転送速度1000kbpsを指定
- Auto Powerdown Plus機能
- シャットダウン時消費電流がわずか0.5μA
- RS-232インターフェイスの互換性要件に準拠また はそれ以上
- 2.5Vの単一電源アプリケーションには、最適化さ れたソリューションとしてTRS3318Eを検討して ください

2 アプリケーション

- リモート無線ユニット(RRU)
- ベースバンド・ユニット(BBU)
- 電子POS (EPOS)
- 診断とデータ送信
- バッテリ駆動機器

3 概要

TRS3122Eは、2ドライバ、2レシーバのRS-232インター フェイス・デバイスで、多電圧動作用に別々の電源ピンが 搭載されています。すべてのRS-232入力および出力は、 IEC 61000-4-2空中放電で±15kV、IEC 61000-4-2接触 放電で±8kV、人体モデルで±15kVまで保護されます。

チャージ・ポンプは、1.8Vの低電圧電源で動作するため に、5個の小型0.1μFコンデンサが必要です。TRS3122E は1000kbpsまでのデータ転送速度で動作でき、RS-232 互換の出力レベルを維持します。

TRS3122Eには独自のVIピンが搭載されており、混合ロ ジック電圧システムで動作可能です。ドライバ入力(DIN)と レシーバ出力(ROUT)のロジック・レベルは、いずれもV ピンによりプログラム可能です。このため、電圧レベル・シ フタを追加する必要なく、低電圧のマイクロコントローラや UARTと接続できます。


Auto Powerdown Plusにより、デバイスが30秒以上デー タの送受信を行わないと、自動的に低電力モードへ移行 します。この機能により、バッテリ駆動のアプリケーション や、その他消費電力に制約のあるアプリケーションに最適 です。

製品情報(1)

型番	パッケージ (ピン数)	本体サイズ(公称)
TRS3122ERGER	RGE (24)	4.00mm×4.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。

機能図



Copyright © 2016, Texas Instruments Incorporated



٠,
//

1	特長1		8.1 Overview	
2	アプリケーション1		8.2 Functional Block Diagram	
3	概要1		8.3 Feature Description	
4	改訂履歴2		8.4 Device Functional Modes	
5	Pin Configuration and Functions	9	Application and Implementation	16
6	Specifications4		9.1 Application Information	16
	6.1 Absolute Maximum Ratings		9.2 Typical 1.8-V Application	16
	6.2 ESD Ratings	10	Power Supply Recommendations	18
	6.3 Recommended Operating Conditions	11	Layout	19
	6.4 Thermal Characteristics		11.1 Layout Guidelines	19
	6.5 Power and Status Electrical Characteristics		11.2 Layout Example	19
	6.6 Driver Electrical Characteristics	12	デバイスおよびドキュメントのサポート	20
	6.7 Receiver Electrical Characteristics		12.1 デバイス・サポート	20
	6.8 Driver Switching Characteristics 6		12.2 コミュニティ・リソース	20
	6.9 Receiver Switching Characteristics		12.3 商標	20
	6.10 Power and Status Switching Characteristics 7		12.4 静電気放電に関する注意事項	20
	6.11 Typical Characteristics 8		12.5 Glossary	20
7	Parameter Measurement Information 9	13	メカニカル、パッケージ、および注文情報	20
8	Detailed Description			
Ç	女訂履歴			
evis	sion B (May 2016) から Revision C に変更			Page
Г#	寺長」セクションの箇条書きを優先度順に並べ替え			
				1

説明文で入れ替わっていたESDレベルを正しく 変更.......1

Revision A (May 2016) から Revision B に変更


2014年6月発行のものから更新

Page

Page



5 Pin Configuration and Functions



Pin Functions

T III T UNDUOTIS							
Pin		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
C1+, C2+	21, 22	-	Positive terminals of voltage-doubler charge-pump capacitors (required)				
C3+	1	-	Positive terminal of voltage-tripler charge-pump capacitor (Not needed for VCC 3V to 5.5V)				
C1-, C2-	16, 23	-	Negative terminals of voltage-doubler charge-pump capacitors (required)				
C3-	2	-	Negative terminal of voltage-tripler charge-pump capacitor (Not needed for VCC 3V to 5.5V)				
V+	20	-	Positive charge pump storage capacitor (required)				
V-	24	-	Negative charge pump storage capacitor (required)				
GND	17	-	Ground				
V_{CC}	19	-	1.8-V or 3-V to 5-V supply voltage				
V_L	18	-	Logic-level supply. All CMOS inputs (DIN) and outputs (ROUT) are referenced to this supply.				
FORCEOFF	14	- 1	Auto Powerdown Control input (Refer to Truth Table)				
FORCEON	15	- 1	Auto Powerdown Control input (Refer to Truth Table)				
INVALID	13	0	Invalid Output Pin				
DIN1, DIN2	10,9	1	Driver inputs				
DOUT1, DOUT2	5, 6	0	RS-232 driver outputs				
RIN1, RIN2	3, 4	- 1	RS-232 receiver inputs				
ROUT1, ROUT2	12, 11	0	Receiver outputs; swing between 0 and V _L				
NC	7, 8	I	Factory pins, can be unconnected or connected to GND				



6 Specifications

6.1 Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Charge pump power su	narge pump power supply			V
V_L	Logic power supply		-0.3	6	V
V+	Positive storage capacit	or voltage	-0.3	7	V
V-	Negative storage capac	itor voltage	0.3	-7	V
	V+ + V- ⁽²⁾			13	V
	Input voltage	FORCEOFF, FORCEON	-0.3	6	
		DIN	-0.3	V _L + 0.3	.,
VI		RIN (0Ω series resistance)		±20	V
		RIN (≥250Ω series resistance)		±25	1
.,	0	DOUT		±13.2	.,
Vo	Output voltage	ROUT	-0.3	V _L + 0.3	V
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature rai	nge	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001,	All pins except RS-232 bus	±2000	
	all pins ⁽¹⁾	RS-232 bus pins	±15000		
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	All pins	±500	V	
		IEC 61000-4-2 Air-Gap Discharge	DC 222 hua nina	±15000	
		IEC 61000-4-2 Contact Discharge	RS-232 bus pins	±8000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
			Tripler Mode	1.65	1.8	2	
V_{CC}	Charge pump power	supply	Doubler Made	3	3.3	3.6	V
			Doubler Mode	4.5	5	5.5	
V _L	Logic power supply			1.65		V_{CC}	V
RIN	RS-232 Receiver int	erface		-15		15	V
DOUT	RS-232 Transmitter	interface		-12		12	V
			$V_{L} = 5.0 \text{ V}$	0		1.7	
V_{IL}	GPIO Input logic threshold low	DIN, FORCEOFF, FORCEON	$V_{L} = 3.3V$	0		1.1	V
	tillesiloid low		V _L = 1.8 V	0		0.6	
			V _L = 5.0V	3.3		V_L	
V_{IH}	GPIO Input logic threshold high	DIN, FORCEOFF, FORCEON	$V_L = 3.3V$	2.2		V_{L}	V
	tillesiloid filgit		$V_L = 1.8V$	1.2		V_{L}	
V _{OZ}	ROUT disabled		FORCEOFF = 0V	0		V_{L}	V
	Operating temperatu	ire		-40		85	°C

6.4 Thermal Characteristics

	THERMAL METRIC	TRS3122E	LINUT
	THERMAL METRIC	RGE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.2	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	27.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	11.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	11.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.6	

6.5 Power and Status Electrical Characteristics

 $V_{CC} = V_L = (1.65 \text{ V to } 2.0 \text{ V}) \& (3.0 \text{V to } 5.5 \text{V}), T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}.$ Typical data is $T_A = 25 ^{\circ}\text{C}, V_{CC} = V_L = 3.3 \text{V}$ unless otherwise noted.

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
		DIN1 = GND or V_L ;		V _{CC} = 1.65V to 2.0V		1.0	1.9	
Icc (Statio	c)	$\frac{DIN2 = GND}{FORCEOFF} = V_I$	No load	V _{CC} = 3.0V to 3.6V		0.7	1.4	mA
		FORCEON = V _L		V _{CC} = 4.5V to 5.5V		0.8	1.9	
Icc (off)		FORCEOFF = GND				0.4	10	μΑ
V _{IT+}	RIN postive voltage threshold for INVALID output change	DINIA DINIO					2.4	V
V _{IT-}	RIN negative voltage threshold for INVALID output change	KINI = KINZ	N1 = RIN2				-0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = VL			V _L -0.4	V _L -0.08	V_{L}	٧
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = VL			0	0.06	0.4	V



6.6 Driver Electrical Characteristics

 $V_{CC} = V_L = (1.65 \text{ V to } 2.0 \text{ V})$ & (3.0V to 5.5V), $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted). Typical data is $T_A = 25^{\circ}\text{C}$, $V_{CC} = V_L = 3.3 \text{V}$ unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Output voltage swing	All driver outputs loaded with 3 k Ω to ground C3 = 100 nF, V _{CC} = 1.8 V	±4.25	±4.7		V
V _{OUT}		All driver outputs loaded with 3 k Ω to ground C3 = 0 F, V _{CC} = 3.3 V or 5 V	±5	±5.4		V
r _O	Output resistance	$(V_{CC} = V + = V - = 0)$; Driver output = $\pm 2 V$	300	10M		Ω
Ios	Output short-circuit current	V _{DOUT} = 0			±60	mA
loz	Output leakage current	V _{DOUT} = ±12 V, FORCEOFF = GND	0		±25	μΑ
	Driver input hysteresis			0.5	1	V
	Input leakage current	DIN = GND to V_L ; FORCEOFF = GND to V_L ; FORCEON = GND to V_L		0	±5	μΑ

6.7 Receiver Electrical Characteristics

 $V_{CC} = V_L = (1.65 \text{ V to } 2.0 \text{ V})$ & (3.0V to 5.5V), $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted). Typical data is $T_A = 25^{\circ}\text{C}$, $V_{CC} = V_L = 3.3 \text{V}$ unless otherwise noted.

	PARAMETER	TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
I _{off}	Output leakage current	ROUT, receivers disable	ed		±0.01	±10	μΑ
V_{OL}	Output voltage low	I _{OUT} = 2.0 mA			0.04	0.3	V
V_{OH}	Output voltage high	I _{OUT} = -2.0mA		V _L -0.3	V _L -0.04		V
			V _L = 5 V	0.8	1.5		
V_{IT-}	Input threshold low	T _A =25°C	V _L = 3.3 V	0.7	1.1		V
			V _L = 1.8 V	0.6	0.7		
			V _L = 5 V		2.0	2.4	
V_{IT+}	Input threshold high	T _A =25°C	V _L = 3.3 V		1.5	2.4	V
			V _L = 1.8 V		0.9	1.4	
			V _L = 5 V		0.45		
V_{hys}	Input hysteresis	T _A =25°C	V _L = 3.3 V		0.35		V
•			V _L = 1.8 V		0.26		
	Input resistance	T _A =-40 to 85°C	1	3	5	7	kΩ

6.8 Driver Switching Characteristics

 $V_{CC} = V_L = (1.65 \text{ V to } 2.0 \text{ V})$ & (3.0V to 5.5V), $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted). Typical data is $T_A = 25^{\circ}\text{C}$, $V_{CC} = V_L = 3.3\text{V}$ unless otherwise noted.

PARAMETER			MIN	TYP	MAX	UNIT
Maximum data rate	$R_L = 3 \text{ k}\Omega$, $C_L = 500 \text{ pF}$ (one	e driver)	1000			ومطيا
Maximum data rate	$R_L = 3 k\Omega, C_L = 1000 pF (or$	ne driver)	500			kbps
Time-to-exit powerdown	V _{DOUT} > 3.7 V	V _{DOUT} > 3.7 V		30	150	μS
t _{PHL} - t _{PLH} Driver skew ⁽¹⁾	$R_L = 3 \text{ k}\Omega$		0	50	100	ns
	$R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega,$ $T_A = 25^{\circ}\text{C}$ Measured from 3 V to -3 V or -3 V to 3 V	VCC = 1.8V, C _L = 200 pF		33		
		VCC = 1.8V, C _L = 1000 pF		25		
Transition region claw rate		$VCC = 3.3 \text{ V}, C_L = 200 \text{ pF}$		38		
Transition-region slew rate		VCC = 3.3 V, C _L = 1000 pF		28		V/μs
		$VCC = 5 \text{ V}, C_L = 200 \text{ pF}$		41		
		VCC = 5 V, C _L = 1000 pF		30		

⁽¹⁾ Driver skew is measured at the driver zero crosspoint.



6.9 Receiver Switching Characteristics

 $V_{CC} = V_L = (1.65 \text{ V to } 2.0 \text{ V})$ & (3.0V to 5.5V), $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted). Typical data is $T_A = 25^{\circ}\text{C}$, $V_{CC} = V_L = 3.3 \text{V}$ unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Receiver propagation delay, high to low	Receiver input to receiver output		0.15	0.4	
t _{PLH}	Receiver propagation delay, low to high	C _L = 150 pF		0.15	0.4	μS
t _{PHL} – t _{PLH}	Receiver skew			50	300	ns
t _{en}	Receiver output enable time	From FORCEOFF to ROUT= V _L /2		200	400	ns
t _{dis}	Receiver output disable time	$CL = 150 \text{ pF}, RL = 3 \text{ k}\Omega$		200	400	ns


6.10 Power and Status Switching Characteristics

 $V_{CC} = V_L =$ (1.65 V to 2.0 V) & (3.0V to 5.5V), $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted). Typical data is $T_A = 25^{\circ}C$, $V_{CC} = V_L = 3.3V$ unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNIT
t _{valid}	Propagation delay time, low- to high-level output		1		μS
t _{invalid}	Propagation delay time, high- to low-level output		30		μS
t _{dis}	Receiver or driver edge to auto-powerdown plus	15	30	60	S




6.11 Typical Characteristics






7 Parameter Measurement Information




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 1000 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.

図 7. Driver Slew Rate



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 1000 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.

図 8. Driver Pulse Skew




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

図 9. Receiver Propagation Delay Times



Parameter Measurement Information (continued)




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- D. t_{PZL} and t_{PZH} are the same as t_{en} .


図 10. Receiver Enable and Disable Times



Parameter Measurement Information (continued)







Voltage Waveforms and Timing Diagrams

図 11. INVALID Propagation-Delay Times and Supply-Enabling Time

8 Detailed Description


8.1 Overview

The TRS3122E is an upgrade to standard RS232 transceivers, offering compatibility with modern system needs like 1.8-V GPIO capability, enhanced ESD & ultra low stand-by current. The majority of RS-232 transceivers with 1.8-V GPIO compatibility require a logic supply pin for the I/O translation, in addition to a minimum 3.3 V V_{CC} for all of the other active circuitry on the chip. Unlike these transceivers, TRS3122E can operate with both V_L and V_{CC} equal to 1.8 V. When V_{CC}= 3.0 V to 5.5 V, the charge pump will sense V_{CC} and switch to doubler mode. C1 & C2 are the necessary flying capacitors, C3 is not needed, and the charge pump outputs V+ & V- will regulate to ~+/-5.4 V. When V_{CC}= 1.65 V to 2.0 V, the charge pump will sense V_{CC} and switch to tripler mode. C1, C2 & C3 are all necessary, and the charge pump outputs V+ & V- will regulate to ~+/-2.65*V_{CC} from V_{CC}= 1.65 V to 2.0 V

With many modern applications expanding into products that use RS232 as a backup communication protocol, it is important for the transceiver to have efficient standby operation. In order to accommodate this, Auto Powerdown Plus has been integrated to shut-off all active circuitry, allowing TRS3122E to achieve an I_{off} of 1 uA.

In order to comply with common interface system needs and environments, the RS-232 receive and transmit I/O pins comply with IEC 61000-4-2 ratings.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

図 12. Schematic



8.3 Feature Description

8.3.1 Charge Pump

The internal power supply consists of a regulated auto-sensing charge pump that provides RS-232 compatible output voltages, over the 1.65 V to 2.0 V and 3.0 V to 5.5 V V_{CC} ranges. The charge pump operates in two modes to efficiently accommodate low voltage (1.8 V) and higher voltage (3.3 V & 5.0 V) supplies.

8.3.1.1 Doubler Mode

The charge pump requires two flying capacitors (C1, C2) and reservoir capacitors (C4, C5) to generate the V+ and V- supplies of approximately ± 5.4 V when V_{CC} is greater than 3 V. When V_{CC} is >2.9V, TRS3122E will sense the supply voltage level and switch the charge pump to a doubler. Hence, no need for a third flying capacitor. C3+ & C3- pins can be left open for proper operation. If a capacitor is placed between C3+ & C3-, the charge pump will ignore this capacitor and still behave as a doubler.

For capacitor choice recommendations, please refer to 表 1.

8.3.1.2 Tripler Mode

The charge pump requires three flying capacitors (C1, C2 & C3) and reservoir capacitors (C4, C5) to generate the V+ and V- supplies of approximately ± 2.65 * V_{CC} when V_{CC} is greater than 1.65 V. When V_{CC} is <2.1 V, TRS3122E will sense the supply voltage level and switch the charge pump to a tripler.

For capacitor choice recommendations, please refer to 表 1.

8.3.2 Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to RS-232 levels. For V_{CC} =3.0 V to 5.0 V, the RS-232 output voltage swing is typically ±5.4 V fully loaded and ±5 V minimum fully loaded. For Vcc = 1.8 V, the RS-232 output voltage swing is typically ±.4.7 V fully loaded and ±4.25 V minimum fully loaded.

The driver outputs are protected against indefinite short-circuits to ground without degradation in reliability. These drivers are compatible with RS-232 logic levels and all previous RS-232 versions. Unused driver inputs should be connected to GND or VCC.

8.3.3 Receivers

The receivers convert EIA/TIA-232 levels to TTL or CMOS logic output levels. Receivers have an inverting output that can be disabled by using the $\overline{FORCEOFF}$ pin. Receivers remain active when the Auto Powerdown Plus circuitry autonomously enters a low power state. See Auto Powerdown Plus for more information on the Auto Powerdown mode. If the $\overline{FORCEOFF}$ pin is manually set low, the receivers will be disabled and put into 3-state mode. In either of these powerdown modes, the device will typically consume about 0.5 uA. The truth table logic of the TRS3122E driver and receiver outputs can be found in Device Functional Modes. Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300 mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal $5k\Omega$ pull-down resistor to ground will commit the output of the receiver to a HIGH state.

8.3.4 ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The bus pins (driver outputs and receiver inputs) have extra protection structures, which have been tested up to ± 15 kV.

ESD protection is tested in various ways. TI uses the following standards to qualify the ESD structures designed into TRS3122E:

- ±8 kV using IEC 61000-4-2 Contact Discharge (on RINx and DOUTx pins)
- ±15 kV using IEC 61000-4-2 Airgap Discharge (on RINx and DOUTx pins)
- ±15 kV using the Human Body Model (HBM) (on RINx and DOUTx pins)
- ±2 kV using the Human Body Model (HBM) (on all pins except RINx and DOUTx pins)
- ±0.5 kV using the Charged Device Model (CDM) (on all pins)



Feature Description (continued)

The IEC 61000-4-2 standard is more rigorous than HBM, resulting in lower voltage levels compared with HBM for the same level of ESD protection. Because IEC 61000-4-2 specifies a lower series resistance, the peak current is higher than HBM. The TRS3122E has passed both HBM and IEC 61000-4-2 testing.

8.3.5 Auto Powerdown Plus

Powerdown is engaged in two separate cases: automatically, when no activity has occurred for a period of time, and manually, using the FORCEOFF device pin.

8.3.5.1 Automatic Powerdown

Auto Powerdown Plus is enabled when FORCEON is set LOW and FORCEOFF is set HIGH. Using TRS3122E's integrated edge detection circuitry and timer, the device can sense when there is no activity on the driver or receiver inputs for 30 seconds. When this condition is sensed by the device, it automatically shuts the charge pump off, reducing supply current to 0.5 uA. When a valid transition is sensed on one of the driver or receiver inputs, the charge pump turns back on and TRS3122E exits powerdown. The typical time to exit powerdown is typically in 30 us, but can be as long as 150 us. As a result, the system saves power without requiring any software control. Device Functional Modes summarizes the operating modes in truth table form.

While in the low power mode with Automatic Powerdown enabled (FORCEOFF = HIGH and FORCEON = LOW), the receiver inputs are still enabled.

8.3.5.2 Manual Powerdown

The device can be manually powered down by externally setting FORCEOFF pin to low logic level. Both the drivers and receivers will be powered off. Device Functional Modes summarizes the operating modes in truth table form.

8.3.5.3 Forced On

If the FORCEOFF and FORCEON pins are both set HIGH, the device will power on with Auto Powerdown Plus disabled. Both the drivers and receiver will be active regardless of inactivity. Because powerdown is autonomous, FORCEON can be used ensure drivers are ready for new data transmission if the time since last transmission (or receive data) was more than 15 seconds. Device Functional Modes summarizes the operating modes in truth table form.



8.4 Device Functional Modes

8.4.1 Each Driver⁽¹⁾

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	DOUT	DRIVER STATUS
X	X	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown plus disabled
L	L	Н	<30 s	Н	Normal operation with
Н	L	Н	<30 s	L	auto-powerdown plus enabled
L	L	Н	>30 s	Z	Powered off by
Н	L	Н	>30 s	Z	auto-powerdown plus feature

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off), 30s is typical inactivity time

8.4.2 Each Receiver(1)

	INPL	ITS	OUTPUTS	
RIN FORCEOFF		TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	ROUT	RECEIVER STATUS
X	L	X	Z	Powered off
L	Н	X	Н	Normal operation with
Н	Н	X	L	auto-powerdown plus
Open	Н	X	Н	disabled/enabled

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

8.4.3 INVALID Status Truth Table⁽¹⁾

	OUTPUT			
RIN1, RIN2	RIN1, RIN2 FORCEON FORCEOFF TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION			
Any L or H	X	X	X	Н
All Open	X	X	X	L

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

8.4.4 Capacitor Selection Table

表 1. Capacitor Selection

V _{CC} = V _L	C1 Capacitor Value	C2 Capacitor Value	C3 Capacitor Value	C4 Capacitor Value	C5 Capacitor Value	
1.65 V to 2 V ⁽¹⁾			100 nF			
3.0 V to 3.6 V ⁽¹⁾	100) nF	100 nF or open	100 nF		
4.5 V to 5.5 V ⁽¹⁾	47 nF	330 nF	100 nF or open	330 nF		
3 V to 5.5 V ⁽²⁾	47 nF	470 nF	100 nF or open	470	nF	

⁽¹⁾ For optimized performance, we recommend using these configurations.

⁽²⁾ For applications where the Vcc variation is larger, this configuration is acceptable.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

RS232 is used to communicate between two electrical units on separate PCBs across cables <40 ft. Common RS232 cables are RJ45, DB9 & DB25.

9.2 Typical 1.8-V Application




図 13. TRS3122E Typical Application

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 2 as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE MCU GPIO Supple Voltage 1.8 V Transmission Voltage +/-4.7 V Data-rate 1 Mbps Number of Transmitters / Receivers 2 Charge Pump Capacitor Values 100nF (see 表 3)

表 2. Design Parameters

9.2.2 Detailed Design Procedure


When using TRS3122E, determine the following:

- All DIN, FORCEOFF, and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on V_{CC} level for best performance. (see 表 3)



9.2.2.1 Data-Rate and Cable Length

RS-232 intended is for short range data transmission. The rise time for RS-232 driver edges is slow enough that the data cable appears as a capacitor instead of a transmission line impedance. The elapsed time for one bit of data far exceeds the transit time of any practical RS-232 cable length. The capacitance of the cable is the limiting factor. Therefore the capacitance per foot (or meter) of the cable is important if long data cables are used. Capacitance slows the rise and fall time of the signal. For low data rates, the delay is insignificant. However, high data rates will have reduced percentage of time that the output is at V_{OL} or V_{OH} and more time in the transitions. The timing of the UART (universal asynchronous receiver/transmitter) must sample the signal at the right time to coincide with V_{OL} and V_{OH} plateaus. At some point data reliability will be impacted. There are no hard limits for cable capacitance and data rate.



☑ 14. Typical Waveform with Capacitive Load V_{CC} = 3.3 V, R_{LOAD} = 3 k Ω , Date Rate = 500kbps

The maximum cable length depends on the cable used (pf/ft), data rate, timing of receiving UART, system tolerance to data errors.

9.2.2.2 Capacitor Selection

The capacitor type used for C1–C5 is not critical for proper operation; polarized or non-polarized capacitors can be used, though lower ESR capacitors are preferred. The charge pump requires 0.1 μF capacitors for $V_{CC}=1.8$ -V or $V_{CC}=3.3$ -V operation. For other supply voltages, see $\frac{1}{8}$ 1 for required capacitor values. Do not use values smaller than those listed in $\frac{1}{8}$ 1. Increasing the capacitor values(e.g., by a factor of 2), except for C1, reduces ripple on the transmitter outputs and slightly reduces power consumption. C2, C3, C4 and C5 can be increased without changing C1's value. However, do not increase C1 without also increasing the values of C2, C3, C4, C5, $C_{BYPASS1}$, and $C_{BYPASS2}$ to maintain the proper ratios (C1 to the other capacitors). When using the minimum required capacitor values, make sure the capacitor value does not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's equivalent series resistance (ESR) usually increases at low temperatures.

For best charge pump efficiency locate the charge pump and bypass capacitors as close as possible to the IC. Surface mount capacitors are best for this purpose. Using capacitors with lower equivalent series resistance (ESR) and self-inductance, along with minimizing parasitic PCB trace inductance will optimize charge pump operation. Designers are also advised to consider that capacitor values may shift over time and operating temperature.

表 3. Capacitor Selection

$V_{CC} = V_{L}$	C1 Capacitor Value	C2 Capacitor Value	C3 Capacitor Value	C4 Capacitor Value	C5 Capacitor Value	
1.65 V to 2 V ⁽¹⁾			100 nF			
3.0 V to 3.6 V ⁽¹⁾	100	nF	100 nF or open	100 nF		
4.5 V to 5.5 V ⁽¹⁾	47 nF 330 nF		100 nF or open	330	nF	
3 V to 5.5 V ⁽²⁾	47 nF	470 nF	100 nF or open	470 nF		

⁽¹⁾ For optimized performance, we recommend using these configurations.

²⁾ For applications where the Vcc variation is larger, this configuration is acceptable.

9.2.3 Application Curves




図 15. 1 Mbps Eye Diagram, 2 V/div, 200 ns/ div V_{CC} = 1.8 V, C_{LOAD} = 500 pF, R_{LOAD} = 3 kΩ

10 Power Supply Recommendations

In most circumstances, a 0.1- μ F V_{CC} bypass capacitor and a 1- μ F V_L bypass capacitor are adequate. In applications that are sensitive to power-supply noise, use larger value V_{CC} bypass capacitor. There is no maximum limit for bypass capacitor. Place bypass capacitors as close to the IC as possible.

It is not recommended to use this device when V_{CC} is powered and V_{L} = 0 V or floating for an extended period of time because operation is undefined. V_{CC} and V_{L} must be powered to guarantee charge pump operation.

Also, to achieve full functionality as described in Specifications, it is recommended to not use a higher voltage on V_L than V_{CC} . Full functionality can be achieved when V_{CC} is greater than or equal to V_L .



11 Layout

11.1 Layout Guidelines

Minimize the length of all capacitor traces to ensure the device can maintain quick rising and falling transitions. Vias are recommended to accommodate layouts for the capacitors.

11.2 Layout Example




図 16. TRS3122E Typical Layout

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商標

E2E is a trademark of Texas Instruments.

12.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TRS3122ERGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122
TRS3122ERGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122
TRS3122ERGERG4	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122
TRS3122ERGERG4.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122
TRS3122ERGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122
TRS3122ERGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3122

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated