

Sample &

Buy





SLWS239A - JUNE 2013 - REVISED NOVEMBER 2015

TRF37T05 300-MHz to 4-GHz Quadrature Modulator

Technical

Documents

1 Features

- High Linearity:
 - Output IP3: 30 dBm at 1850 MHz
 - Low Output Noise Floor: -160 dBm/Hz
- 78-dBc Single-Carrier WCDMA ACPR at –10-dBm Channel Power
- Unadjusted Carrier Suppression: -40 dBm
- Unadjusted Sideband Suppression: -45 dBc
- Single Supply: 3.3-V Operation
- 1-bit Gain Step Control
- Fast Power-Up/Power-Down

2 Applications

- Cellular Base Station Transmitter
- CDMA: IS95, UMTS, CDMA2000, TD-SCDMA
- LTE (Long Term Evolution), TD-LTE
- TDMA: GSM, EDGE/UWC-136
- Multicarrier GSM (MC-GSM)
- Wireless MAN Wideband Transceivers

3 Description

Tools &

Software

The TRF37T05 is a low-noise direct quadrature modulator with exceptional TDD performance. It is capable of converting complex modulated signals from baseband or IF directly up to RF. The TRF37T05 is a high-performance, superior-linearity device that is ideal to up-convert to RF frequencies of 300 MHz (Note: appropriate matching network is required for optimal performance at 300 MHz) through 4 GHz. The modulator is implemented as a double-balanced mixer.

Support &

Community

....

The RF output block consists of a differential-tosingle-ended converter that is capable of driving a single-ended 50- Ω load. The TRF37T05 requires a 0.25-V common-mode voltage for optimum linearity performance. The TRF37T05 also provides a fast power-down pin that can be used to reduce power dissipation while maintaining optimized adjusted carrier feed-through performance in TDD applications.


The TRF37T05 is available in an RGE-24 VQFN package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TRF37T05	VQFN (24)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

Table of Contents

1	Feat	ures1
2	App	lications1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: General5
	6.6	Electrical Characteristics 6
	6.7	Typical Characteristics: Single-Tone Baseband 10
	6.8	Typical Characteristics: Two-Tone Baseband 12
	6.9	Typical Characteristics: Two-Tone Baseband, Mid- Band Calibration
	6.10	Typical Characteristics: No Baseband 18
	6.11	Typical Characteristics: Two-Tone Baseband 19
7	Deta	iled Description 22

	71	Overview	22
		Functional Block Diagram	
	7.3	Feature Description	22
	7.4	Device Functional Modes	22
8	Арр	lication and Implementation	23
	8.1	Application Information	23
	8.2	Typical Application	23
9	Pow	er Supply Recommendations	29
10	Lay	out	30
	10.1	Layout Guidelines	30
	10.2	Layout Example	30
11	Dev	ice and Documentation Support	31
	11.1	Device Support	31
	11.2	Community Resources	32
	11.3	Trademarks	32
	11.4	Glossary	32
12	Mec	hanical, Packaging, and Orderable	
		rmation	32

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (June 2013) to Revision A


Page Added the ESD table, Detailed Description, Application and Implementation, Device and Documentation Support, Mechanical, Packaging, and Orderable Information..... 1

www.ti.com



TRF37T05 SLWS239A – JUNE 2013 – REVISED NOVEMBER 2015

5 Pin Configuration and Functions



Pin Functions

	PIN		DECODUCTION (
NO.	NAME	I/O	DESCRIPTION
1	PD	I	Power-down digital input (high = device off)
2	GND	I	Ground
3	LOP	I	Local oscillator input
4	LOM	I	Local oscillator input
5	GND	I	Ground
6	GC	I	Gain control digital input (high = high gain)
7	GND	—	Ground or leave unconnected
8	GND	I	Ground
9	BBQM	I	In-quadrature input
10	BBQP	I	In-quadrature input
11	GND	I	Ground
12	GND	I	Ground
13	GND	I	Ground
14	GND	I	Ground
15	GND	I	Ground
16	RF _{OUT}	0	RF output
17	GND	I	Ground
18	VCC	I	Power supply
19	GND	I	Ground
20	GND	I	Ground
21	BBIP	I	In-phase input
22	BBIM	1	In-phase input
23	GND	I	Ground
24	VCC	I	Power supply

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

	MIN	MAX	UNIT
Supply voltage range ⁽²⁾	-0.3	6	V
Digital I/O voltage range	-0.3	V _{CC} +0.5	V
Operating virtual junction temperature range, T _J	-40	150	°C
Operating ambient temperature range, T _A	-40	85	°C
Storage temperature range, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. .

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V _{CC}	Power-supply voltage	3.15	3.3	3.6	V

6.4 Thermal Information

		TRF37T05	
	THERMAL METRIC	RGE (VQFN)	UNIT
		24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	38.4	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	42.5	°C/W
θ_{JB}	Junction-to-board thermal resistance	16.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
ΨJB	Junction-to-board characterization parameter	16.6	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	6.6	°C/W



6.5 Electrical Characteristics: General

Over recommended operating conditions; at power supply = 3.3 V and $T_A = 25^{\circ}C$, unless otherwise noted.

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC PAR	AMETERS					
		$T_A = 25^{\circ}C$, device on (PD = low)		306		mA
I _{CC}	Total supply current	$T_A = 25^{\circ}C$, device off (PD = high)		146		mA
LO INPL	т					
	LO low frequency			300		MHz
f _{LO}	LO high frequency			4000		MHz
	LO input power		-10	0	+15	dBm
BASEB	AND INPUTS					
V _{CM}	I and Q input dc common-mode voltage			0.25	0.5	V
BW	1-dB input frequency bandwidth			1000		MHz
7	lanut impedance	Resistance		8		kΩ
ZI	Input impedance	Parallel capacitance		4.6		pF
POWER	ON/OFF					
	Turn on time	PD = low to 90% final output power		0.2		μs
	Turn off time	PD = high to initial output power -30 dB		0.2		μs
DIGITAI	_ INTERFACE	· · · · · · · · · · · · · · · · · · ·				
VIH	PD high-level input voltage		2			V
VIL	PD low-level input voltage				0.8	V

TEXAS INSTRUMENTS

TRF37T05

SLWS239A - JUNE 2013-REVISED NOVEMBER 2015

www.ti.com

6.6 Electrical Characteristics

	PARAMETERS	TEST CONDITIONS	MIN TYP MAX	UNIT
f _{lo} = 400 N	ЛНz			
G	Voltago gain	Output RMS voltage over input I (or Q) RMS voltage, GC set low	-4.7	dB
9	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	-1.9	dB
		GC set low	-0.7	dBm
Роџт	Output power	GC set high	2.1	dBm
		GC set low	8.5	dBm
P1dB	Output compression point	GC set high	9.1	dBm
Da		f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set low	26	dBm
P3	Output IP3	f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set high	25.4	dBm
D 0		Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set low	60.2	dBm
P2	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set high	61.9	dBm
SBS	Unadjusted sideband suppression		-57.4	dBc
		Measured at LO frequency	-51.6	dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-50	dBm
		Measured at 3 x LO	-49	dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-166.7	dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V_{PP} each at $f_{LO} \pm (2 \times f_{BB})$	-67	dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at f_{LO} ±(3 x f_{BB})	-64	dBc
_{LO} = 750 N	ЛНz			
2		Output RMS voltage over input I (or Q) RMS voltage, GC set low	0.2	dB
3	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	3	dB
-		GC set low	4.2	dBm
ООТ	Output power	GC set high	7	dBm
	2 · · · · · · · · · · · · · · · · · · ·	GC set low	13.3	dBm
P1dB	Output compression point	GC set high	13.9	dBm
		f _{BB1} = 4.5 MHz; f _{BB2} = 5.5 MHz; GC set low	31.5	dBm
P3	Output IP3	$f_{BB1} = 4.5 \text{ MHz}; f_{BB2} = 5.5 \text{ MHz}; \text{ GC set high}$	30.8	dBm
		Measured at f _{LO} + (f _{BB1} ± f _{BB2}), GC set low	73.6	dBm
P2	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set high	80.5	dBm
SBS	Unadjusted sideband suppression		-45.2	dBc
		Measured at LO frequency	-45.7	dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-46	dBm
	-	Measured at 3 x LO	-53.5	dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-159.9	dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at f_{LO} ±(2 x f_{BB})	-70	dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at f_{LO} ±(3 x f_{BB})	-66	dBc



Electrical Characteristics (continued)

	PARAMETERS	TEST CONDITIONS	MIN TYP	MAX	UNIT
f _{LO} = 900 N	1Hz				
G	Voltago goio	Output RMS voltage over input I (or Q) RMS voltage, GC set low	0.3		dB
9	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	3.1		dB
D	Output power	GC set low	4.3		dBm
Pout	Output power	GC set high	7.1		dBm
		GC set low	13.2		dBm
P1dB	Output compression point	GC set high	13.7		dBm
D 2		f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set low	31.7		dBm
P3	Output IP3	f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set high	30.9		dBm
Do		Measured at f _{LO} + (f _{BB1} ± f _{BB2}), GC set low	71.5		dBm
P2	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set high	75.3		dBm
SBS	Unadjusted sideband suppression		-43.8		dBc
		Measured at LO frequency	-48.5		dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-53		dBm
		Measured at 3 x LO	-50		dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-157.9		dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at $f_{LO} \pm (2 \times f_{BB})$	80		dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V_{PP} each at f_{LO} ±(3 x $f_{BB})$	-65		dBc
f _{LO} = 1840	MHz				
0		Output RMS voltage over input I (or Q) RMS voltage, GC set low	-0.1		dB
G	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	2.5		dB
		GC set low	3.9		dBm
Роит	Output power	GC set high	6.5		dBm
		GC set low	13.2		dBm
P1dB	Output compression point	GC set high	13.6		dBm
20	0	f _{BB1} = 4.5 MHz; f _{BB2} = 5.5 MHz; GC set low	32.1		dBm
P3	Output IP3	$f_{BB1} = 4.5 \text{ MHz}; f_{BB2} = 5.5 \text{ MHz}; \text{ GC set high}$	30.3		dBm
20	0	Measured at f _{LO} + (f _{BB1} ± f _{BB2}), GC set low	60.8		dBm
IP2	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set high	62		dBm
SBS	Unadjusted sideband suppression		-43.4		dBc
		Measured at LO frequency	-42.4		dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-41		dBm
	,	Measured at 3 x LO	-53		dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-158.8		dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at $f_{LO} \pm (2 \times f_{BB})$	-69		dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at $f_{LO} \pm (3 \times f_{BB})$	80		dBc



Electrical Characteristics (continued)

	PARAMETERS	TEST CONDITIONS	MIN TYP MA	X UNIT
f _{LO} = 2140	MHz			
G	Veltage goin	Output RMS voltage over input I (or Q) RMS voltage, GC set low	0.1	dB
G	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	2.9	dB
Б	Output power	GC set low	4.1	dBm
P _{OUT}	Output power	GC set high	6.9	dBm
		GC set low	13.1	dBm
P1dB	Output compression point	GC set high	13.5	dBm
		f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set low	28.6	dBm
IP3	Output IP3	f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set high	27.6	dBm
		Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set low	65.5	dBm
IP2	Output IP2	Measured at f _{LO} + (f _{BB1} ± f _{BB2}), GC set high	68.2	dBm
SBS	Unadjusted sideband suppression		-45.6	dBc
		Measured at LO frequency	-39.3	dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-37	dBm
		Measured at 3 x LO	-46	dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-160.0	dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at $f_{LO} \pm (2 \times f_{BB})$	61	dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at f_{LO} ±(3 x f_{BB})	-60	dBc
f _{LO} = 2600	MHz			I
0		Output RMS voltage over input I (or Q) RMS voltage, GC set low	-0.8	dB
G	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	2	dB
D		GC set low	3.2	dBm
P _{OUT}	Output power	GC set high	5.6	dBm
		GC set low	12.5	dBm
P1dB	Output compression point	GC set high	12.8	dBm
		f _{BB1} = 4.5 MHz; f _{BB2} = 5.5 MHz; GC set low	28	dBm
IP3	Output IP3	Ff_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set high	27.2	dBm
	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set low	67.9	dBm
IP2	Output IP2	Measured at f_{LO} + ($f_{BB1\pm} f_{BB2}$), GC set high	66.4	dBm
SBS	Unadjusted sideband suppression		-52.9	dBm
		Measured at LO frequency	-37.8	dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-41	dBm
		Measured at 3 x LO	-42	dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-160.6	dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at f_{LO} ±(2 x f_{BB})	-67	dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V _{PP} each at $f_{LO} \pm (3 \times f_{BB})$	-59	dBc




Electrical Characteristics (continued)

	PARAMETERS	TEST CONDITIONS	MIN TY	P MAX	UNIT
f _{LO} = 3500	MHz	· · · · · ·			
0		Output RMS voltage over input I (or Q) RMS voltage, GC set low	-	1	dB
G	Voltage gain	Output RMS voltage over input I (or Q) RMS voltage, GC set high	1.	8	dB
ſ		GC set low		-1 1.8 3 5.8 12.1 12.3 23.8 25.3 47.8 48.6 -45.2 -31.6 -30 -53 -160.6 -54	dBm
P _{OUT}	Output power	GC set high	5	8	dBm
P1dB	Output compression point	GC set low	12	1	dBm
PIUB	Output compression point	GC set high	12	-1 1.8 3 5.8 12.1 12.3 23.8 25.3 47.8 48.6 -45.2 -31.6 -30 -53 -160.6	dBm
IP3	Output IP3	f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set low	23	8	dBm
1P3	Output IP3	f_{BB1} = 4.5 MHz; f_{BB2} = 5.5 MHz; GC set high	25	-1 1.8 3 5.8 12.1 12.3 23.8 25.3 47.8 48.6 -45.2 -31.6 -30 -53 -160.6 -54	dBm
IP2	Output IP2	Measured at f_{LO} + ($f_{BB1}\pm f_{BB2}$), GC set low	47	8	dBm
IP2	Output IP2	Measured at f_{LO} + (f_{BB1} ± f_{BB2}), GC set high	48	-1 1.8 3 5.8 12.1 12.3 23.8 25.3 47.8 48.6 -45.2 -31.6 -30 -53 -160.6 -54	dBm
SBS	Unadjusted sideband suppression		-45	2	dBm
		Measured at LO frequency	-31	6	dBm
CF	Unadjusted carrier feedthrough	Measured at 2 x LO	-3	0	dBm
		Measured at 3 x LO	-5	3	dBm
	Output noise floor	DC only to BB inputs; 10-MHz offset from LO	-160	6	dBm/Hz
HD2 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V_{PP} each at f_{LO} ±(2 x $f_{BB})$	-5	4	dBc
HD3 _{BB}	Baseband harmonics	Measured with ±1-MHz tone at 0.5 V_{PP} each at f_{LO} ±(3 x $f_{BB})$	-5	0	dBc

TEXAS INSTRUMENTS


www.ti.com

6.7 Typical Characteristics: Single-Tone Baseband






Typical Characteristics: Single-Tone Baseband (continued)






6.8 Typical Characteristics: Two-Tone Baseband






Typical Characteristics: Two-Tone Baseband (continued)






Typical Characteristics: Two-Tone Baseband (continued)






Typical Characteristics: Two-Tone Baseband (continued)



16

6.9 Typical Characteristics: Two-Tone Baseband, Mid-Band Calibration

 V_{CC} = 3.3 V; T_A = 25°C; LO = 0 dBm, single-ended drive (LOP); I/Q frequency (f_{BB}) = 4.5 MHz, 5.5 MHz; baseband I/Q amplitude = 0.5-V_{PP}/tone differential sine waves in quadrature with V_{CM} = 0.25 V; and broadband output match, unless otherwise noted. Single point adjustment mid-band.






www.ti.com



Typical Characteristics: Two-Tone Baseband, Mid-Band Calibration (continued)




NSTRUMENTS

FEXAS


6.10 Typical Characteristics: No Baseband

 V_{CC} = 3.3 V; T_A = 25°C; LO = 0 dBm, single-ended drive (LOP); and input baseband ports terminated in 50 Ω , unless otherwise noted.






6.11 Typical Characteristics: Two-Tone Baseband






Typical Characteristics: Two-Tone Baseband (continued)





Typical Characteristics: Two-Tone Baseband (continued)






7 Detailed Description

7.1 Overview

TRF37T05 is a low-noise direct quadrature modulator with high linearity, capable of converting complex modulated signals from baseband or IF directly to RF. With high-performance and superior-linearity, TRF37T05 is an ideal device to up-convert to RF frequencies of 300 MHz through 4 GHz. With appropriate matching network, optimal performance can be obtained. The modulator is implemented as a double-balanced mixer. TRF37T05 has a RF output block which consists of a differential-to-single-ended converter that is capable of directly driving a single-ended 50- Ω load. The TRF37T05 requires a 0.25-V common-mode voltage for optimal linearity performance. With a fast power-down pin, TRF37T05 can be used to reduce power dissipation in TDD application while maintaining optimized adjusted carrier feed-through performance. TRF37T05 is available in an REG-24 VQFN package.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Gain Control Feature

TRF37T05 has a specific GC pin which is used for gain control. The GC pin is gain control digital input which is internally pulled down. When driving low or left open, modulator is in low gain mode. With driving high externally, the modulator is in high gain mode. This 1 bit gain step control feature offers a typical 3-dB gain increase in high gain mode. If power optimization is desired, driving this pin low can easily put the modulator into low gain mode.

7.4 Device Functional Modes

7.4.1 Power Down Mode

TRF37T05 features a PD pin to power down the modulator. The PD pin is internally pulled down. When the power-down digital input pin is driven high, the RF output buffer is off. This feature provides a fast power-down which can be used to reduce power dissipation in time division duplexing applications while maintaining optimized adjusted carrier feed-through performance.



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TRF37T05 is a quadrature modulator for up-converting the in-phase (I) and the quadrature-phase (Q) signals to radio frequency (RF) in the transmit chain. Typically, the device is used between the digital-to-analog converter (DAC) and the RF power amplifier.

8.2 Typical Application



(1) Pin 1 (PD) and Pin 6 (GC) are internally pulled down.

Figure 65. Typical Application Circuit



Typical Application (continued)

8.2.1 Design Requirements

For this design example, use the parameters shown in Table 1.

NAME	PIN NO	DESCRIPTION
BBQM	9	Base-band in-quadrature input: negative terminal. Input impedance is 8 K Ω //4.6 pF. Optimal linearity is obtained if V _{CM} is 0.25 V. Normally terminated in 50 Ω
BBQP	10	Base-band in-quadrature input: positive terminal. Input impedance is 8 K Ω //4.6 pF. Optimal linearity is obtained if V _{CM} is 0.25 V. Normally terminated in 50 Ω
LOP	3	Local oscillator input: positive terminal. This is preferred port when driving single ended. Normally AC coupled and terminated in 50 Ω
LOM	4	Local oscillator input: negative terminal. When driving LO single-ended, normally AC coupled and terminated in 50 Ω .
RFOUT	16	RF output. Normally using optimal matching circuits to match RF output to 50 Ω. Normally AC coupled.
GC	6	Gain control digital input. Internally pulled down. When driving high, get 3 dB gain increase of RF output.
PD	1	Power down digital input. Internally pulled down. When driving high, the modulator is off.
VCC	18,24	3.3-V power supply. Can be tied together and source from a single clean supply. Each pin should be properly RF bypassed and decoupled.

Table 1. Pin Termination Requirements and Limitations

8.2.2 Detailed Design Procedure

8.2.2.1 Baseband Inputs

The baseband inputs consist of the in-phase signal (I) and the Quadrature-phase signal (Q). The I and Q lines are differential lines that are driven in quadrature. The nominal drive level is 1-V_{PP} differential on each branch.

The baseband lines are nominally biased at 0.25-V common-mode voltage (V_{CM}); however, the device can operate with a V_{CM} in the range of 0 V to 0.5 V. The baseband input lines are normally terminated in 50 Ω , though it is possible to modify this value if necessary to match to an external filter load impedance requirement.

8.2.2.2 LO Input

The LO inputs can be driven either single-ended or differentially. There is no significant performance difference between either option with the exception of the sideband suppression. If driven single-ended, either input can be used, but LOP (pin 3) is recommended for best broadband performance of sideband suppression. When driving in single-ended configuration, simply ac-couple the unused port and terminate in 50 Ω . The comparison of the sideband suppression performance is shown in Figure 71 for driving the LO single-ended from either pin and for driving the LO input differentially.

8.2.2.3 RF Output

The RF output must be ac-coupled and can drive a $50-\Omega$ load. The suggested output match provides the best broadband performance across the frequency range of the device. It is possible to modify the output match to optimize performance within a selected band if needed. The optimized matching circuits are to match the RF output impedances to 50Ω .

Figure 72 shows a slightly better OIP3 performance at the frequency above 1850 MHz with an 0.2-pF matching capacitor.



8.2.2.4 350-MHz Operation

A different matching circuit, as shown in Figure 66, could also be applied to improve the performance for the frequency from 300 MHz to 400 MHz.




Figure 66. Matching Components for Operation Centered at 350 MHz

Figure 73 and Figure 74 show a slight improvement in OIP3 performance at frequencies above 1850 MHz with an 0.2-pF matching capacitor.

8.2.2.5 DAC to Modulator Interface Network

For optimum linearity and dynamic range, a digital-to-analog converter (DAC) can interface directly with the TRF37T05 modulator. It is imperative that the common-mode voltage of the DAC and the modulator baseband inputs be properly maintained. With the proper interface network, the common-mode voltage of the DAC can be translated to the proper common-mode voltage of the modulator. The TRF37T05 common-mode voltage is typically 0.25 V, and is ideally suited to interface with the DAC3482/3484 (DAC348x) family because the common-mode voltages of both devices are the same; there is no translation network required. The interface network is shown in Figure 67.




Figure 67. DAC348x Interface with the TRF37T05 Modulator

The DAC348x requires a load resistor of 25 Ω per branch to maintain its optimum voltage swing of 1-V_{PP} differential with a 20-mA max current setting. The load of the DAC is separated into two parallel 50- Ω resistors placed on the input and output side of the low-pass filter. This configuration provides the proper resistive load to the DAC while also providing a convenient 50- Ω source and load termination for the filter.

Copyright © 2013–2015, Texas Instruments Incorporated



8.2.2.6 DAC348x with TRF37T05 Modulator Performance

The combination of the DAC348x driving the TRF37T05 modulator yields excellent system parameters suitable for high-performance applications. As an example, the following sections illustrate the typical modulated adjacent channel power ratio (ACPR) for common telecom standards and bands. These measurements were taken on the DAC348x evaluation board.

8.2.2.6.1 WCDMA

The adjacent channel power ratio (ACPR) performance using a single-carrier WCDMA signal in the UMTS band is shown in Figure 68.




Figure 68. Single-Carrier WCDMA ACPR, IF = 30 MHz, LO Frequency = 2110 MHz

A marginal improvement in OIP3 and output noise performance can be observed by increasing the LO drive power, resulting in slightly improved ACPR performance. The ACPR performance versus LO drive level is plotted in Figure 75 across common frequencies to illustrate the amount of improvement that is possible.



8.2.2.6.2 LTE

ACPR performance using a 10 MHz LTE signal in the 700-MHz band is shown in Figure 69.

Adj Channe	Ch Freq Power	748 MHz			Trig Free
Ref -20 dB #Avg Log 10 dB/ 0ffst 0.5 dB	m #	Atten 8 dB	-8.8 dBn meinen	-77.3	-77.7
Center 748. #Res BW 20 RMS Resu Carrier Pow -8.85 dBm 9.01500 MHz	kHz I ts Freq Off er 10.00 M / 20.00 M	set Ref BW 1Hz 9.015 MI		#Sweep 1 :	Span 50 MH; 5 (1201 pts) Jpper _{dBm} -86.13 -86.54

Figure 69. 10 MHz LTE ACPR, IF = 30 MHz, LO Frequency = 718 MHz

8.2.2.6.3 MC-GSM

ACPR performance using a four-carrier MC-GSM signal in the 1800-MHz band is shown in Figure 70.





Figure 70. Four-Carrier MC-GSM, IF = 30 MHz ACPR, LO Frequency = 1812 MHz

TEXAS INSTRUMENTS

www.ti.com

8.2.3 Application Curves





9 Power Supply Recommendations

The TRF37T05 is powered by supplying a nominal 3.3 V to pins 18 and 24. These supplies can be tied together and sourced from a single clean supply. Proper RF bypassing should be placed close to each power supply pin.

Ground pin connections should have at least one ground via close to each ground pin to minimize ground inductance. The PowerPAD[™] must be tied to ground, preferably with the recommended ground via pattern to provide a good thermal conduction path to the alternate side of the board and to provide a good RF ground for the device. (Refer to *Layout Guidelines* for additional information.)

TRF37T05 SLWS239A – JUNE 2013–REVISED NOVEMBER 2015



www.ti.com

10 Layout

Populated RoHS-compliant evaluation boards are available for testing the TRF37T05 as a stand-alone device. Contact your local TI representative for information on ordering these evaluation modules, or see the TRF37T05 product folder on the TI website. In addition, the TRF37T05 can be evaluated with the DAC348x (quad/dual 16-bit, 1.25GSPS) EVM driving the baseband inputs through a seamless interface at 0.25V common-mode voltage.


10.1 Layout Guidelines

The TRF37T05 device is fitted with a ground slug on the back of the package that must be soldered to the printed circuit board (PCB) ground with adequate ground vias to ensure a good thermal and electrical connection. The recommended via pattern and ground pad dimensions are shown in Figure 76. The recommended via diameter is 10 mils (0.10 in or 0,25 mm). The ground pins of the device can be directly tied to the ground slug pad for a low-inductance path to ground. Additional ground vias may be added if space allows.

Decoupling capacitors at each of the supply pins are strongly recommended. The value of these capacitors should be chosen to provide a low-impedance RF path to ground at the frequency of operation. Typically, the value of these capacitors is approximately 10 pF or lower.

The device exhibits symmetry with respect to the quadrature input paths. It is recommended that the PCB layout maintain this symmetry in order to ensure that the quadrature balance of the device is not impaired. The I/Q input traces should be routed as differential pairs and the respective lengths all kept equal to each other. On the RF traces, maintain proper trace widths to keep the characteristic impedance of the RF traces at a nominal 50 Ω .

10.2 Layout Example



Note: Dimensions are in millimeters (mm).

Figure 76. PCB Ground Via Layout Guide



11 Device and Documentation Support

11.1 Device Support

11.1.1 Definition of Specifications

11.1.1.1 Carrier Feedthrough

This specification measures the power of the local oscillator component that is present at the output spectrum of the modulator. The performance depends on the dc offset balance within the baseband input lines. Ideally, if all of the baseband lines were perfectly matched, the carrier (that is, the LO) would be naturally suppressed; however, small dc offset imbalances within the device allow some of the LO component to feed through to the output. This parameter is expressed as an absolute power in dBm, and is independent of the RF output power and the injected LO input power.

It is possible to adjust the baseband dc offset balance to suppress the output carrier component. Devices such as the DAC348x DAC family have dc offset adjustment capabilities specifically for this function. The Adjusted Carrier Feedthrough graphs (see Figure 33 through Figure 38) optimize the performance at the center of the band at room temperature. Then, with the adjusted dc offset values held constant, the parameter is measured over the frequency band and across the temperature extremes. The typical performance plots provide an indication of how well the adjusted carrier suppression can be maintained over frequency and temperature with only one calibration point.

11.1.1.2 Sideband Suppression

This specification measures the suppression of the undesired sideband at the output of the modulator relative to the desired sideband. If the amplitude and phase within the I and Q branch of the modulator were perfectly matched, the undesired sideband (or image) would be naturally suppressed. Amplitude and phase imbalance in the I and Q branches result in the increase of the undesired sideband. This parameter is measured in dBc relative to the desired sideband.

It is possible to adjust the relative amplitude and phase balance within the baseband lines to suppress the unwanted sideband. Devices such as the DAC348x DAC family have amplitude and phase adjustment control specifically for this function. The Adjusted Sideband Suppression graphs (refer to Figure 39 through Figure 44) optimize the performance at the center of the band at room temperature. Then, with the adjusted amplitude and phase values held constant, the parameter is measured over the frequency band and across the temperature extremes. The performance plots provide an indication of how well the adjusted sideband suppression can be maintained over frequency and temperature with only one calibration point.

11.1.1.3 Output Noise

The output noise specifies the absolute noise power density that is output from the RF_{OUT} pin (pin 16). This parameter is expressed in dBm/Hz. This parameter, in conjunction with the OIP3 specification, indicates the dynamic range of the device. In general, at high output signal levels the performance is limited by the linearity of the device; at low output levels, on the other hand, the performance is limited by noise. As a result of the higher gain and output power of the TRF3705 compared to earlier devices, it is expected that the noise density is slightly higher as well. With its increased gain and high OIP3 performance, the overall dynamic range of the TRF3705 is maintained at exceptional levels.

11.1.1.4 Definition of Terms

A simulated output spectrum with two tones is shown in Figure 77, with definitions of various terms used in this data sheet.



Device Support (continued)




Figure 77. Graphical Illustration of Common Terms

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help

solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TRF37T05IRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
									IRGE
TRF37T05IRGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
									IRGE
TRF37T05IRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
									IRGE
TRF37T05IRGET.B	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
									IRGE
TRF37T05IRGETG4	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
									IRGE
TRF37T05IRGETG4.B	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TR37T05
			. , ,	· ·					IRGE

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



PACKAGE OPTION ADDENDUM

17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRF37T05IRGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
TRF37T05IRGET	VQFN	RGE	24	250	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
TRF37T05IRGETG4	VQFN	RGE	24	250	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRF37T05IRGER	VQFN	RGE	24	3000	367.0	367.0	38.0
TRF37T05IRGET	VQFN	RGE	24	250	367.0	367.0	38.0
TRF37T05IRGETG4	VQFN	RGE	24	250	367.0	367.0	38.0

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGE0024B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGE0024B

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGE0024B

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated