TRF1305B1

TRF1305B1 シングル チャネル、DC から 7GHz 超、3dB 帯域幅、RF 完全差動ア

ンプ

1 特長

- 性能が最適化された 3 つのパワー ゲインのバリエー
 - 15dB (TRF1305A1)
 - 10dB (TRF1305B1)
 - 5dB (TRF1305C1)
- 固定ゲインは外付け抵抗で低減可能
- 幅広い大信号 RF 帯域幅:
 - TRF1305B1:7.2GHz (3dB), 6.4GHz (1dB)
- OP1dB (差動 100Ω 負荷):
 - 15.6dBm (2GHz), 12.9dBm (4GHz)
- OIP3:34.5dBm (2GHz), 25.5dBm (4GHz)
- ノイズ フィギュア: 10.4dB (2GHz)、13.4dB (4GHz)
- スルーレート: 25kV/µs
- 広い入力 (±1V) および出力 (±0.5V) の同相電圧範囲
- 柔軟な構成とモード:
 - シングルエンド入力、差動出力 (S2D)
 - 差動入力、差動出力 (D2D)
 - シングルエンド出力 (性能に制限あり)
 - AC 結合または DC 結合の入出力
 - 調整可能な出力同相電圧
 - 同相入力範囲拡張モード
- 5V、柔軟な単一または分割電源をサポート
- アクティブな消費電力:475 mW
- (パワーダウン モード時)

2 アプリケーション

- RF サンプリングまたは GSPS ADC ドライバ
- 試験および測定機器
- ワイヤレス通信テスト
- RF デジタイザ
- オシロスコープ (DSO)
- 高速デジタイザ
- スペクトル アナライザ
- ベクトル信号トランシーバ (VST)
- 質量分析システム
- 同相モードレベルシフト
- IQ ミキサ インターフェイス

3 概要

TRF1305B1 は、非常に高性能な閉ループの シングル チャネル RF アンプで、真の DC から 7GHz を超える動 作帯域幅を持ちます。このデバイスは、 ADC12DJ5200RF や ADC32RF5x などの高速で高性 能な ADC を、DC 結合または AC 結合のインターフェイ スで駆動する優れた性能を備えています。このアンプは、 RF、ゼロ IF、複素 IF、および高速の時間領域アプリケー ションでの使用に最適化されています。このデバイスは、 固定ゲイン構成での性能に最適化されています。より低い ゲインが必要な場合は、外付け抵抗を使用します。

TRF1305B1 は、異なる出力同相電圧と入力同相電圧を 設定できる VOCM ピンを備えています (たとえば、レベル シフトや、異なる DC 同相電圧を持つほとんどの IQ 降圧 コンバータの ADC インターフェイス アプリケーション用)。 また TRF1305B1 は、2 レールのフローティング分割また は単一電源のオプションと、入力同相範囲を電源に近い 範囲に拡張できる MODE ピンを備えています。


TRF1305B1 には、パワー ダウン機能があります。このデ バイスは、テキサス・インスツルメンツ独自の高度な BiCMOS プロセスで製造されており、省スペースの 2mm × 2mm、12 ピンの WQFN-FCRLF パッケージで供給さ れます。

製品情報

	American II & I had	
部品番号 ⁽¹⁾	D2D パワー ゲイン	パッケージ ⁽²⁾
TRF1305A1 (3)	15 dB	
TRF1305B1	10 dB	(WQFN-FCRLF, 12)
TRF1305C1 (3)	5 dB	(

- (1) セクション 4 を参照してください。
- (2) 詳細については、セクション 11 を参照してください。
- プレビュー情報 (量産データではありません)。





S2D 構成で高速 ADC を駆動する TRF1305x1



Table of Contents

1 特長 1	7.4 Device Functional Modes	19
2 アプリケーション1	8 Application and Implementation	20
3 概要1	8.1 Application Information	
4 Device Comparison Table3	8.2 Typical Application	<mark>23</mark>
5 Pin Configuration and Functions4	8.3 Power Supply Recommendations	26
6 Specifications5	8.4 Layout	
6.1 Absolute Maximum Ratings5	9 Device and Documentation Support	28
6.2 ESD Ratings5	9.1 Documentation Support	28
6.3 Recommended Operating Conditions5	9.2ドキュメントの更新通知を受け取る方法	28
6.4 Thermal Information5	9.3 サポート・リソース	28
6.5 Electrical Characteristics - TRF1305B16	9.4 Trademarks	28
6.6 Typical Characteristics - TRF1305B18	9.5 静電気放電に関する注意事項	28
7 Detailed Description17	9.6 用語集	28
7.1 Overview	10 Revision History	28
7.2 Functional Block Diagram17	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description17	Information	28

4 Device Comparison Table

DEVICE	GAIN	CHANNEL COUNT
TRF1305A1 (preview)	15dB	
TRF1305B1	10dB	1
TRF1305C1 (preview)	5dB	
TRF1305A2 (preview)	15dB	
TRF1305B2	10dB	2
TRF1305C2 (preview)	5dB	



5 Pin Configuration and Functions




図 5-1. RPV Package, 12-Pin WQFN-FCRLF (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
GND	1, 10	Ground	Ground. Reference for RF signals and PD control signal. Connect to ground plane on the board. Internally shorted to the thermal pad.	
INM	5	Input	Negative side of differential input signal	
INP	6	Input	Positive side of differential input signal	
MODE	3	Input	Mode selection pin. See also MODE Pin section.	
OUTM	11	Output	Negative side of differential output signal	
OUTP	12	Output	Positive side of differential output signal	
PD	8	Input	Power-down signal, referenced to GND. Supports both 1.8V and 3.3V logic. Logic 0 or open = device enabled. Logic 1 = device powered down.	
VOCM	2	Input	Output common-mode voltage input pin. Floating the pin sets the output common-mode voltage to $V_{S-} + 2.5V$.	
VS-	4, 7	Power	Negative supply voltage	
VS+	9	Power	Positive supply voltage	
Thermal Pad	Pad	Ground	Thermal pad. Connect to heat-dissipating ground plane on the board. Internally shorted to GND.	

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

4

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{S-}	Negative supply voltage, referenced to GND	-3	0.3	V
V _{S+}	Positive supply voltage	-0.3	V _{S-} + 5.5	V
V _S	Total supply voltage, $V_S = V_{S+} - V_{S-}$	-0.3	5.5	V
P _{IN}	Input RF power ⁽²⁾		20	dBm
V	PD pin voltage, referenced to GND, V _{S+} ≥ 3.3V	-0.3	3.6	V
V _{PD}	PD pin voltage, referenced to GND, V _{S+} < 3.3V	-0.3	V _{S+} + 0.3	V
V _{OCM}	VOCM pin voltage	V _{S-} + 1	V _{S-} + 4	V
V _{MODE}	MODE pin voltage	V _S 0.3	V _{S-} + 3.3	V
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-40	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
	\/	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD) Electrostatic discharge		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾		±500	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{S-}	Negative supply voltage	-2.5		0	V
Vs	Total supply voltage, $V_S = V_{S+} - V_{S-}$	4.75	5	5.25	V
TJ	Junction temperature	-40		125	°C

6.4 Thermal Information

		TRF1305x1	
	THERMAL METRIC ⁽¹⁾	RPV (WQFN-FCRLF)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	29.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	18.8	°C/W

⁽¹⁾ For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ When device supplies are present; otherwise, limit swing at the device pins to $V_{S-} \pm 0.3V$.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics - TRF1305B1

at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output with differential source impedance (Z_S) = 100 Ω , differential output load (Z_L) = 100 Ω , external input resistor network (see \boxtimes 8-3), and inputs de-embedded up to R_{IN} SER and outputs up to the device pins (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
AC PER	FORMANCE							
	Small-signal bandwidth (3dB)	P _{IN} = –20dBm at each	nput		7.3			
SSBW	Small-signal bandwidth (1dB)	P _{IN} = –20dBm at each	P _{IN} = –20dBm at each input		6.4		GHz	
. 0014/	Large-signal bandwidth (3dB)	Differential P _{IN} = –3dBr	Differential P _{IN} = -3dBm				011	
LSBW	Large-signal bandwidth (1dB)	Differential P _{IN} = -3dBm Differential P _{IN} = -3dBm f = 500MHz		6.4			GHz	
		f = 500MHz			9.8			
Sdd21	Power gain	f = 4GHz			10		dB	
	Gain variation over temperature	f = 4GHz, T _A = -40°C to	o +85°C		2		dB	
Sdd11	Input return loss	f = 10MHz to 5GHz			-13		dB	
Sdd12	Reverse isolation	f < 5GHz (device enabl	ed)		-23		dB	
G _{IMB}	Differential gain imbalance	f < 5GHz, S2D, P _{IN} = -	20dBm with 50Ω Z _S		±0.2		dB	
PH _{IMB}	Differential phase imbalance	f < 5GHz, S2D, P _{IN} = -	20dBm with 50Ω Z _S		±2		0	
		f = 500MHz			15.5			
	Output 1dB compression point	f = 1GHz			15.8			
OP1dB		f = 2GHz			15.6			
		f = 3GHz			14.9		dBm	
		f = 4GHz			12.9			
		f = 5GHz			11			
	Second-order harmonic distortion	V _O = 2V _{PP}	f = 500MHz		-87		dBc	
			f = 1GHz		-72			
HD2			f = 2GHz		-60			
			f = 3GHz		-55			
			f = 4GHz		-53			
		V _O = 2V _{PP}	f = 500MHz		-70		dBc	
	Third-order harmonic distortion		f = 1GHz		-63			
HD3			f = 2GHz		-67.5			
			f = 3GHz		-50			
				f = 4GHz		-48		
			f = 500MHz		90			
			f = 1GHz		73			
OLDC		P _O = 1dBm per tone,	f = 2GHz		61		.15	
OIP2	Output second-order intercept point	2MHz spacing	f = 3GHz		56		dBm	
			f = 4GHz		55			
			f = 5GHz		58			
			f = 500MHz		43.5			
			f = 1GHz		40			
OLDC	Outside the first and and the	P _O = 1dBm per tone,	f = 2GHz		34.5		.15	
OIP3	Output third-order intercept point	2MHz spacing	f = 3GHz		32.5		- dBm	
			f = 4GHz		25.5			
			f = 5GHz		20		-	



6.5 Electrical Characteristics - TRF1305B1 (続き)

at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output with differential source impedance (Z_S) = 100 Ω , differential output load (Z_L) = 100 Ω , external input resistor network (see \boxtimes 8-3), and inputs de-embedded up to R_{IN} SER and outputs up to the device pins (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT	
		f = 500MHz		8		
		f = 1GHz		8.6		
NIE	Noise figure	f = 2GHz	1	0.4	40	
NF		f = 3GHz	1	1.6	- dB	
		f = 4GHz	1	3.4		
		f = 5GHz	1	3.2	1	
		f = 500MHz	-15	6.2		
		f = 1GHz	-15	5.5		
NCD	Outrout mains an atmal damait.	f = 2GHz	-15	3.6		
NSD	Output noise spectral density	f = 3GHz	-15	2.3	- dBm/Hz	
		f = 4GHz	-15	0.5		
		f = 5GHz	-15	0.8		
DC PERF	FORMANCE			,	•	
V _{OD-MAX}	Max differential output voltage	f = 1GHz		4	V_{PP}	
	Slew rate	$2V V_O$ step, S2D configuration, $V_{S+} = 2.5V$, $V_{S-} = -2.5V$		25	kV/µs	
	Output differential offset voltage			±3	mV	
	Overdrive recovery time	From 2 × overdrive of each SE output to each output voltage settling to < ±50mV		6	ns	
соммо	N-MODE					
V _{ICM}	Input common-mode voltage	Default range ⁽¹⁾	V _{S-} + 1.5	V _{S-} + 3.5	V	
V _{OCM}	Output common-mode voltage		V _{S-} + 2	V _{S-} + 3	V	
	Output common-mode offset voltage from V _{OCM} voltage		£	:10	mV	
IMPEDA	NCE		1			
Z _{in-SE}	Single-ended input impedance	At INP pin with appropriate termination on INM pin		47	Ω	
Z _{O-DIFF}	Differential output impedance	f = near dc		8	Ω	
POWER	SUPPLY		-1			
I _{QA}	Active quiescent current			95	mA	
I _{QPD}	Power-down quiescent current		1	3.5	mA	
POWER	DOWN		-			
V _{PD_Hi}	PD pin logic high	Referenced to GND, see セクション 6.1	1.35		V	
V _{PD_Lo}	PD pin logic low	Referenced to GND, see セクション 6.1		0.3	V	
		PD = high (1.8V logic)	1	0.5 15		
I _{PD_Bias}	PD bias current (current on PD pin)	PD = high (3.3V logic)		19 30	μA	
t _{ON}	Turn-on time	From 50% V _{PD} transition to 90% RF out		25	ns	
t _{OFF}	Turn-off time	From 50% V _{PD} transition to 10% RF out		20	ns	
	1	<u> </u>	1			

⁽¹⁾ V_{ICM} range can be extended closer to V_{S+} or V_{S-} in D2D configuration. See also セクション 7.4.1.

7

Product Folder Links: TRF1305B1



6.6 Typical Characteristics - TRF1305B1

at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output configuration with Z_S = 100 Ω , Z_L = 100 Ω , external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)





図 6-5. Output Return Loss (Sdd22) Across Temperature


図 6-6. Reverse Isolation (Sdd12) Across Temperature


at $T_A = 25^{\circ}\text{C}$, $V_{S+} = 5\text{V}$, $V_{S-} = 0\text{V}$, floating VOCM, PD, and MODE pins, $V_{ICM} = \text{midsupply}$, D2D ac-coupled input/output configuration with $Z_S = 100\Omega$, $Z_L = 100\Omega$, external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)





at $T_A = 25^{\circ}\text{C}$, $V_{S+} = 5\text{V}$, $V_{S-} = 0\text{V}$, floating VOCM, PD, and MODE pins, $V_{ICM} = \text{midsupply}$, D2D ac-coupled input/output configuration with $Z_S = 100\Omega$, $Z_L = 100\Omega$, external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)







At $(2f_2 - f_1)$ frequency where $f_1 < f_2$, P_O = 1dBm/tone, 2MHz tone spacing

図 6-13. IMD3 Higher Across Temperature









 P_{O} = 1dBm/tone, 2MHz tone spacing, dc-coupled inputs with V_{ICM} forced through bias tees

 P_{O} = 1dBm/tone, 2MHz tone spacing, dc-coupled inputs with V_{ICM} forced through bias tees

図 6-15. OIP3 Across V_{ICM} and V_{OCM} at 500MHz

 $oxed{2}$ 6-16. OIP3 Across V_{ICM} and V_{OCM} at 2GHz





 $\label{eq:PO} P_O = 1 dBm/tone, 2 MHz tone spacing, \\ dc\text{-coupled inputs with } V_{ICM} \text{ forced through bias tees}$


 P_{O} = 1dBm/tone, 2MHz tone spacing, dc-coupled inputs with V_{ICM} forced through bias tees

図 6-17. OIP3 Across V_{ICM} and V_{OCM} at 4GHz

図 6-18. OIP3 Across V_{ICM} and V_{OCM} at 5GHz


Product Folder Links: TRF1305B1

at $T_A = 25^{\circ}\text{C}$, $V_{S+} = 5\text{V}$, $V_{S-} = 0\text{V}$, floating VOCM, PD, and MODE pins, $V_{ICM} = \text{midsupply}$, D2D ac-coupled input/output configuration with $Z_S = 100\Omega$, $Z_L = 100\Omega$, external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)







at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output configuration with Z_S = 100 Ω , Z_L = 100 Ω , external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)





at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output configuration with Z_S = 100 Ω , Z_L = 100 Ω , external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)





dc-coupled, V_{S+} = 2.5V, V_{S-} = –2.5V, 2x to 5x output voltages are with an input voltage 2 to 5 times of V_{INP} and V_{INM} as shown, respectively






S2D, P_{IN} = -20dBm at each input pin with 50 Ω source, de-embedded up to INP and OUTP/OUTM pins

図 6-31. S-Parameters Across Temperature in S2D Configuration






S2D, P_{IN} = -20dBm at each input pin with 50 Ω source, de-embedded up to INP and OUTP/OUTM pins


図 6-32. S-Parameters Across Temperature in S2D Configuration




at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output configuration with Z_S = 100 Ω , Z_L = 100 Ω , external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)




at $T_A = 25^{\circ}\text{C}$, $V_{S+} = 5\text{V}$, $V_{S-} = 0\text{V}$, floating VOCM, PD, and MODE pins, $V_{ICM} = \text{midsupply}$, D2D ac-coupled input/output configuration with $Z_S = 100\Omega$, $Z_L = 100\Omega$, external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)




at T_A = 25°C, V_{S+} = 5V, V_{S-} = 0V, floating VOCM, PD, and MODE pins, V_{ICM} = midsupply, D2D ac-coupled input/output configuration with Z_S = 100 Ω , Z_L = 100 Ω , external input resistor network (see \boxtimes 8-3), inputs de-embedded up to R_{IN_SER} and outputs up to the device pins, ambient temperatures shown, and resistor network included as part of DUT characteristic plots (unless otherwise noted)







S2D, dc-coupled, V_{S+} = 2.5V, V_{S-} = -2.5V, 2x to 5x output voltages are with an input voltage 2 to 5 times that of V_{INP} as shown, respectively

図 6-44. S2D Overdrive Recovery Response









S2D, $P_{IN} = -20$ dBm at each input pin with 50Ω source

図 6-46. Amplitude and Phase Imbalance

Product Folder Links: TRF1305B1


7 Detailed Description

7.1 Overview

The devices are powered using two-rail supplies with a typical differential voltage of 5V between the positive and negative supplies, and usable in split- or single-supply configurations. A power-down feature is also available that allows the amplifier to be powered down.

The output of the amplifiers is low impedance. Use appropriate external series termination or resistive pad to match to an arbitrary impedance.

7.2 Functional Block Diagram



7.3 Feature Description

The TRF1305x1 includes the following key features:

- Two-rail floating supply with supply-independent thermal pad
 - Connect the thermal pad to GND
 - RF signals and PD pin are referenced to GND
- Single-supply or split-supply operation
- Supports single-ended and differential input configurations
- · Performance-optimized preset fixed-gain variants
- Output common-mode control
- MODE pin: V_{ICM} range extension closer to V_{S+} or V_{S-} modes
- Digital-logic-controllable power-down option

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17

7.3.1 Fully Differential RF Amplifier

The TRF1305x1 is a voltage-feedback fully differential amplifier (FDA) with wide bandwidth. The amplifier is designed for a differential power gain of 15dB, 10dB, or 5dB depending on the device variant. This amplifier has excellent time-domain specifications with high slew rate, high input and output common-mode ranges, and fast transient settling time.

The output average voltage (common-mode) of the FDA device is controlled by a separate common-mode loop. The target output common-mode voltage is set by the VOCM input pin.

7.3.2 Output Common-Mode Control

 \boxtimes 7-1 shows a functional diagram of the output common-mode control. Internally, the VOCM pin potential is set by the LDO output voltage that is equal to V_{S-} + 2.5V connected through a 2.5k Ω resistor.

Floating the VOCM pin is allowed. The output common-mode voltage at the output pins, OUTP and OUTM, defaults to the LDO output voltage of V_{S-} + 2.5V when VOCM pin is floated. Floating the VOCM pin results in a V_{OCM} voltage equal to midsupply when V_S = 5V. If the VOCM pin is driven, then drive the pin from a low-impedance source. Limit the value of R_{OCM} to less than 25 Ω for accurate reflection of the forced V_{OCM} voltage at the device outputs.




図 7-1. Output Common-Mode Control

7.3.3 Internal Resistor Configuration

図 7-2 shows the internal resistor configurations of TRF1305x1. 表 7-1 provides the values of these resistors for different gain variants.




図 7-2. TRF1305x1 Internal Resistor Configuration

表 7-1. Resistor Values

DEVICE NAME	GAIN (dB)	R _G (Ω)	R _F (Ω)	R _O (Ω)
TRF1305A1	15	6.25	258	4
TRF1305B1	10	12.5	161	4
TRF1305C1	5	17	97	4

Copyright © 2025 Texas Instruments Incorporated

7.4 Device Functional Modes

7.4.1 MODE Pin

The TRF1305x1 have additional useful features that can be configured using the MODE pin. To select the device mode, either connect a $\pm 2\%$ maximum tolerance pullup resistor between the MODE pin and VS+, or force a voltage on the MODE pin. Internally, the MODE pin is referenced to V_{S-} through a $3k\Omega$ resistor (see ± 299) 7.2).

 \gtrsim 7-2 provides the value of the pullup resistor for each mode, the expected voltage, V_{MODE} , at the MODE pin when the pullup resistor is used or the necessary V_{MODE} voltage to set the device mode, and the mode configurations. The V_{MODE} voltage thresholds are approximately midway between the adjacent modes typical V_{MODE} voltage. If the mode functionality is used, use a decoupling capacitor on the MODE pin.

表 7-2. MODE Pin Configuration	表:	7-2.	MODE	Pin	Configuration
-------------------------------	----	------	------	-----	---------------

MODE NUMBER	PULLUP RESISTOR TO VS+ (±2% MAXIMUM TOLERANCE)	MODE PIN VOLTAGE, V _{MODE} (V)	V _{ICM} RANGE EXTENSION ⁽¹⁾				
0	OPEN	V _{S-}	Default V _{ICM} range				
1	28.7kΩ	V _{S-} + 0.5V	Low side, extends V_{ICM} range closer to $V_{\text{S-}}$				
2	12.7kΩ	V _{S-} + 1V	High side, extends V _{ICM} range closer to V _{S+}				
N/A	Do not use pullup resistor < $10k\Omega$ or do not set $V_{MODE} > V_{S-} + 1.15V$						

⁽¹⁾ Only available in D2D configuration.

To switch the mode without turning the supplies off, use a switch or MUX connected between the pullup resistor options and VS+, or force a mode-appropriate V_{MODE} voltage. However, powering down the device using the power-down feature between mode changes is preferred. The low-side and high-side V_{ICM} range extension modes source and sink currents, respectively (see also $299 \times 7.4.1.1$). Ensure that the external circuitry is ready to sink or source these currents before the device is put in the active mode from the powered-down state.

7.4.1.1 Input Common-Mode Extension

The TRF1305x1 supports a V_{ICM} voltage closer to either V_{S+} or V_{S-} voltage than the default specified input common-mode range in the *Electrical Characteristics*, when configured in one of the V_{ICM} extension modes. The V_{ICM} extension mode can only be used in D2D configuration.

When configured in the low-side V_{ICM} extension mode, TRF1305B1 supports a 450mV lower input common-mode voltage than the default option. For example, the lower limit of V_{ICM} voltage range extends from a default value of V_{S-} + 1.5V to V_{S-} + 1.05V for the TRF1305B1 variant, and the higher limit also shifts lower from a default value of V_{S-} + 3.5V to V_{S-} + 3.05V. At the lowest V_{ICM} voltage, approximately 15mA current must be sunk by the external circuitry connected to the INP and INM pins.

When configured in the high-side V_{ICM} extension mode, TRF1305B1 supports a 450mV higher input common-mode voltage than the default option. For example, the higher limit of V_{ICM} voltage range extends from a default value of $V_{S-} + 3.5$ V to $V_{S-} + 3.95$ V for the TRF1305B1 variant, and the lower limit also shifts up from a default of $V_{S-} + 1.5$ V to $V_{S-} + 1.95$ V. At the highest V_{ICM} voltage, approximately 15mA current must be sourced by the external circuitry connected to the INP and INM pins.

Either resistors connected to supplies or external current sources can be used to sink or source the currents flowing out or into to the INP and INM pins during the low-side or high-side V_{ICM} extension modes, respectively.

7.4.2 Power-Down Mode

Both 1.8V and 3.3V digital logic is supported for power-down control.

8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

8.1.1 Input and Output Interface Considerations

8.1.1.1 Single-Ended Input

In the single-ended input configuration, one of the amplifier input pins is driven from a source while the other input is terminated with an external resistor. \boxtimes 8-1 shows an ac-coupled, single-ended input configuration driven from and matched to a 50Ω source. \boxtimes 8-1 shows how the non-driven INM pin is terminated with a 50Ω external resistor to match to a source with the same 50Ω impedance at the INP pin. The configuration shown in \boxtimes 8-1 works for all gain versions of TRF1305x1.

To configure the design in 🗵 8-1 for single-ended, dc-coupled input, replace the ac-coupling capacitors with shorts, and externally bias both INP and INM pins to a voltage close to the mid-supply or within the common-mode limits of the amplifier.




図 8-1. AC-Coupled, Single-Ended Input Matched to a 50Ω Source

8.1.1.2 Differential Input

 \boxtimes 8-2 shows how a simple network consisting of three resistors is used to match the differential input to a 100Ω differential source. Though the 1kΩ shunt resistor, R_{IN_SH}, does not have any impact at dc to low frequencies, the resistor is necessary to get the full wideband performance from TRF1305x1. \boxtimes 8-3 shows the configuration for ac-coupled differential input designs. The resistors values shown in \boxtimes 8-2 and \boxtimes 8-3 work for all gain versions of the TRF1305x1 for an 100Ω input match to a 100Ω differential source.

Use small foot-print resistors (0201 preferred), and RF quality for high-frequency matching.

Copyright © 2025 Texas Instruments Incorporated




図 8-2. DC-Coupled Differential Input Matched to a 100 Ω Differential Source




図 8-3. AC-Coupled Differential Input Matched to a 100Ω Differential Source

8.1.1.3 DC Coupling Considerations

The TRF1305x1 accepts a wide range of input dc common-mode (CM) voltages. Take into consideration the dc current loading of the source when the TRF1305x1 is dc-coupled at the input. \boxtimes 8-4 shows that when the input CM voltage, V_{ICM} , is different than the output CM voltage, V_{OCM} , a net dc current flow from or to the source occurs. \precsim 1 shows the relationship that the source or sink current, I_{CM} , has with the input and output CM voltages:

$$I_{CM} = \frac{(V_{OCM} - V_{ICM})}{(R_F + R_G)} \tag{1}$$

図 8-4. Net DC Current Flow When Input and Output Common-Mode Voltages are not Equal

21

8.1.2 Gain Adjustment With External Resistors in a Differential Input Configuration

The TRF1305x1 allow minor gain adjustments by configuring the input external resistive network that is part of the differential input configuration. \boxtimes 8-5 shows the external input network that comprises of a shunt resistor, $R_{\text{IN SH}}$, and two series input resistors, $R_{\text{IN SER}}$, connected to the input pins of the amplifier.




図 8-5. Gain Adjustment With External Resistor Network

 \pm 8-1 provides resistor configurations for a 100Ω differential source impedance.

表 8-1. Resistor Table for R_S = 100 Ω

TRF1305B1								
POWER GAIN (dB)	R _{IN_SER} (Ω)							
10	1000	25						
9	408	30						
8	267	35						
7	204	41						
6	169	47						
5	146	54						

Use external resistive attenuation network only for small gain adjustments because there is a dB-to-dB noise figure degradation with the resistive attenuators. Use an amplifier version that requires minimal attenuation for achieving the overall gain.

8.2 Typical Application

8.2.1 TRF1305x1 as ADC Driver in a Zero-IF Receiver




図 8-6. TRF1305x1 as ADC Driver in a Zero-IF Receiver

Consider a zero-IF (direct down conversion) application with an IQ demodulator interfaced to a pair of ADCs. In this case, the TRF1305x1 is used as an interface amplifier between the demodulator and the ADCs. The dc common-mode of the demodulator output and ADC input are different. The TRF1305x1 dc couples the demodulator to ADC without degrading the signal integrity of the signal chain.

8.2.1.1 Design Requirements

The primary design requirement for an IQ demodulator application is to interface a pair of passive mixers with an RF ADC. The mixers have a 0-V common-mode voltage. The ADC requires an input common-mode voltage of 1.2V with full-scale swing of 1.35V_{PP}. Choose the power supplies, and design the input/output network for the TRF1305x1 as the ADC driver amplifier, to perform the dc level shifting and amplification function.

8.2.1.2 Detailed Design Procedure

The first step is to choose the TRF1305x1 supplies. Ensure that the midsupply voltage, $V_{MIDSUPPLY}$, is between the ADC common-mode (CM) voltage and the mixer CM voltage. $V_{MIDSUPPLY}$ is typically positioned closer to the ADC CM because the output CM range of the amplifier is less than the input CM range. Ensure that the dc of the signal at the input and output of the amplifier are within the valid operating common-mode voltage range. Use the MODE pin for cases where an extended range of the input CM is required.




図 8-7. Choosing Supply Voltages With Given Common-Mode Voltages

図 8-7 shows how $V_{MIDSUPPLY}$ is chosen to be 0.8V, so that the amplifier input has a CM offset from $V_{MIDSUPPLY}$ of 0.8V and output has a CM offset from $V_{MIDSUPPLY}$ of 0.4V (1.2V - 0.8V). The CM offsets are within the valid common-mode range of the amplifier, so the supplies of the TRF1305B1 are chosen to be $V_{S+} = 3.3V$ (0.8V + 2.5V) and $V_{S-} = -1.7V$ (0.8V - 2.5V). Further optimization in the choice of supply is possible by selecting the input and output CM voltages for the best OIP3 performance. セクション 8.2.1.3 has contour graphs that show OIP3 across input and output common-mode voltages.


The output CM is greater than the input CM; therefore, a net 6.9-mA ((1.2V-0V) / ($161\Omega+12.5\Omega$)) dc current flows from the output to input through the internal feedback resistors. Depending on the choice of the passive mixer, this current can required to be sunk outside the mixer so that the bias conditions of the mixer are not disturbed. A 250Ω pulldown resistor connected to the INP pin to -1.7V supply is adequate. If the 6.9mA dc current is sourced entirely from the amplifier, then the output headroom can be affected. Therefore, source the current externally from the supply using a pair of pullup resistors connected to the amplifier outputs. 300Ω pullup resistors from OUTP and OUTM to 3.3V are adequate.

The I-channel mixer output has a 50Ω port and is connected to the amplifier INP pin through a small (4.7Ω) series resistor. The INM pin is terminated to ground through a 55Ω resistor and to -1.7V through a 250Ω resistor. This configuration allows the amplifier to have the same input impedance at each of the INP and INM input pins. The impedance of the mixer is close to 43Ω and provides better than a -20-dB return loss (theoretically). Be aware that there is some drop in the gain due to these resistor networks. The values of the resistors chosen in \boxtimes 8-6 are a good starting point; in practice, some adjustment is often needed to simultaneously meet the dc conditions and the RF performance.

At the amplifier output, a 3dB pad with a 100Ω differential impedance is used to match to the antialiasing filter with a 100Ω differential input impedance. The filter output is connected to ADC with appropriate matching. \boxtimes 8-6 only shows the I-channel; the Q-channel has an identical configuration.



8.2.1.3 Application Curves



25

8.3 Power Supply Recommendations

8.3.1 Supply Voltages

For the TRF1305x1, the typical differential supply between VS+ and VS- is 5V. The VS+ and VS- supply pins can be floated with respect to ground within the specified range listed in the *Absolute Maximum Ratings* and *Recommended Operating Conditions*.

8.3.2 Single-Supply Operation

The VS- pin is connected to ground in the single-supply configuration. Single-supply operation is most convenient in ac-coupled configurations because the dc common-mode voltages of the source at the inputs and the driven circuit at the outputs are inherently decoupled.

8.3.3 Split-Supply Operation

In split-supply configuration, choose the V_{S+} and V_{S-} voltages to be within the ranges specified in the *Absolute Maximum Ratings* and *Recommended Operating Conditions*. The TRF1305x1 allows choosing negative voltages for the V_{S-} supply, thereby allowing the flexibility to choose input and output common-mode voltages according to the input network and output network requirements.

8.3.4 Supply Decoupling

The VS+ and VS- supply pins are decoupled individually to ground using external capacitors. Place the decoupling capacitors close to the device supply pins.

8.4 Layout

8.4.1 Layout Guidelines

The TRF1305x1 devices are wideband closed-loop feedback amplifiers. When designing with wideband RF amplifiers that have high gain, take certain board layout precautions to maintain stability and optimized performance. Use a multilayer board to maintain signal integrity, power integrity, and thermal performance.

Route the RF input and output lines as grounded coplanar waveguide (GCPW) lines. Ground pins are the reference for the RF signals. Ensure that the second layer of the PCB has a continuous ground layer without any ground cutouts in the vicinity of the amplifier. To minimize phase imbalance, match the length of the output differential lines of both channels. Length matching the input traces is also important, especially if the input configuration is differential. Use small-footprint, passive components wherever possible.

For good heat dissipation, connect the device thermal pad to the board ground planes using thermal vias under the device. For improved heat dissipation, connect the device thermal pad to the top layer ground plane of the board.

8.4.1.1 Thermal Considerations

The TRF1305x1 are packaged in a WQFN-FCRLF package that has excellent thermal properties. Connect the thermal pads underneath the devices to the thermally dissipative ground plane on the board. For good thermal design, use thermal vias to connect the thermal pad plane on the top layer of the PCB to the ground planes in the inner layers.



8.4.2 Layout Example

☑ 8-10 shows an example layout for TRF1305x1 with a differential input configuration. Key areas are highlighted in the figure.




図 8-10. Layout Example: TRF1305x1 With Differential Input

The TRF1305x1 can be evaluated using EVM boards that can be ordered from the TRF1305B1 product folder. For more information about the evaluation board construction and test setup, see the *TRF1305x1 EVM User's Guide*.



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, TRF1305x1-D2D EVM User's Guide

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (September 2024) to Revision A (December 2024)

Page

• TRF1305B1 のステータスを「事前情報」から「量産データ」(アクティブ) に変更.......1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyrig

English Data Sheet: SBOSA17

www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TRF1305B1RPVR	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	135B
TRF1305B1RPVR.A	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	135B

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRF1305B1RPVR	WQFN- HR	RPV	12	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jan-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TRF1305B1RPVR	WQFN-HR	RPV	12	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated