



TPSM846C24 4.5V~15V入力、0.5V~2V出力、35A電源モジュール

1 特長

- 完全に統合された35Aの電源ソリューション
- TPSM846C23とピン互換(PMBus)
- 電流共有により最大70Aまでスタック可能
- 出力電圧範囲: 0.5V~2V
- 出力電圧精度: 0.5%
- 15mm×16mmの占有面積
(最大高さ6.4mm)
- 300kHz~1MHzのスイッチング周波数
- 外部クロックとの同期
- 差動リモート・センシング
- パワー・グッド出力
- プリバイアスされた出力への単調起動
- 3msの固定ソフト・スタート/ソフト・ストップ時間
- 過電流保護
- 動作時のIC接合部温度範囲: -40°C~+125°C
- 動作時周囲温度範囲: -40°C~+105°C
- 強化された熱特性: 8.7°C/W
- EN55022 Class Aの放射規格に準拠
- WEBENCH® Power Designerにより、TPSM846C24を使用するカスタム設計を作成

2 アプリケーション

- Compact PCI/PCI Express/PXI Express
- 広帯域および通信インフラストラクチャ
- 自動試験機器/医療用機器
- DSP、FPGA、ASICのポイント・オブ・ロード
(POL)アプリケーション

3 概要

TPSM846C24は35A、固定周波数、降圧型電源モジュールです。このモジュールは、コントローラ、パワー MOSFET、インダクタ、および関連部品を、堅牢で熱性能に優れた表面実装パッケージに組み込んでいます。モジュールの動作パラメータを設定するには、ユーザが入力コンデンサ、出力コンデンサ、およびその他いくつかの受動部品を提供します。2つのモジュールを並列動作するように構成して、最大70Aの2相電力ソリューションを実現できます。


部品の占有面積は15×16mmで、プリント基板へ簡単にハンダ付けでき、コンパクトなポイント・オブ・ロード設計が可能です。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPSM846C24	MOL (59)	15mm×16mm


(1) 提供されているすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



Copyright © 2018, Texas Instruments Incorporated

効率と出力電流との関係



E11



目次

1	特長	1	8	Application and Implementation	21
2	アプリケーション	1	8.1	Typical Application	21
3	概要	1	9	Power Supply Recommendations	24
4	改訂履歴	2	10	Layout	24
5	Pin Configuration and Functions	3	10.1	Layout Guidelines	24
6	Specifications	5	10.2	Layout Example	25
6.1	Absolute Maximum Ratings	5	10.3	Package Specifications	26
6.2	ESD Ratings	5	10.4	EMI	26
6.3	Recommended Operating Conditions	5	10.5	Mounting and Thermal Profile Recommendation	28
6.4	Thermal Information	6	11	デバイスおよびドキュメントのサポート	29
6.5	Electrical Characteristics	6	11.1	デバイス・サポート	29
6.6	Switching Characteristics	8	11.2	ドキュメントの更新通知を受け取る方法	29
6.7	Typical Characteristics ($V_{IN} = 12\text{ V}$)	9	11.3	コミュニティ・リソース	29
6.8	Typical Characteristics ($V_{IN} = 5\text{ V}$)	10	11.4	商標	29
7	Detailed Description	11	11.5	静電気放電に関する注意事項	29
7.1	Overview	11	11.6	Glossary	29
7.2	Functional Block Diagram	11	12	メカニカル、パッケージ、および注文情報	30
7.3	Feature Description	12	12.1	Tape and Reel Information	30
7.4	Device Functional Modes	20			


4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (August 2018) から Revision B に変更	Page
• Changed HBM ESD from 500 to 1000V	5

2018年1月発行のものから更新	Page
• Updated PCB Top-side Layout Recommendation figure	25

5 Pin Configuration and Functions



TPSM846C24

JAJSEK3B – JANUARY 2018 – REVISED JANUARY 2019

www.ti.com
Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	10	G	Analog ground for the controller circuitry. This pin is internally connected to PGND.
BP_RTN	51	G	Return path for VINBP and BP3. This pin is internally connected to PGND, pad 59.
BP3	47	O	Output of the internal 3.3-V regulator. Bypass this pin with a minimum of 2.2- μ F to BP_RTN. Can be used as a pullup termination voltage for PGOOD and EN signals.
BP6	49	O	Output of the internal 6.5-V regulator that powers the driver stage of the device. Bypass this pin with a minimum of 2.2 μ F to BP6_RTN.
BP6_RTN	48	G	Power ground return path for BP6 bypass cap.
COMP	9	O	Output of the error amplifier.
DIFFO	6	O	Output of the remote sense differential amplifier. This provides remote sensing for output voltage reporting and the voltage control loop.
DNC	8, 16, 17, 18, 19, 20, 21, 30, 31	–	Do Not Connect. Do not connect these pins to AGND, PGND to a different DNC pin or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
EN	12	I	EN pin. To enable, pull this pin up to a voltage less than 5.5 V using a 10-k Ω resistor. Pull this pin to AGND to disable the device.
FB	7	I	Feedback pin for the control loop.
ISHARE	2	I	Current sharing signal for parallel operation.
NC	1, 15	–	Not Connected. These pins are internally isolated from any signal and all other pins. Each pin must be soldered to a pad on the PCB. These pins can be left isolated, or connected to AGND or PGND.
PGND	32, 33, 34, 35, 36, 42, 43, 54, 56, 57, 58, 59	G	Power ground of the device. This is the return current path for the power stage of the device. Connect these pins to the bypass capacitors associated with VIN and VOUT. Connect pads 56, 57, 58, and 59 to the PCB ground planes using multiple vias for optimal thermal performance. All pins must be connected together externally with a copper plane or pour directly under the device.
PGOOD	52	O	Power-good indicator. This pin is an open-drain output, which asserts low during any fault conditions. Requires a pullup resistor.
PH	22, 23, 24, 25, 26, 27, 28, 29	O	Phase switch node. Do not connect any external components to these pins or tie them to a pin of a different function.
RT	13	I	Frequency-setting resistor. To operate the device at its default switching frequency, make no connection to this pin. To operate at a different switching frequency, connect a resistor from this pin to AGND.
RT_SEL	14	I	RT resistor select. To operate the device at its default switching frequency, connect this pin to AGND. To operate at a different switching frequency, let this pin float.
SYNC	11	I/O	Frequency synchronization pin. In a stand-alone application or as the Master device in a parallel configuration, the SYNC pin is configured as a SYNC-IN pin and power conversion is synchronized to the rising edge of a 50% duty cycle external clock applied to this pin. For a slave device in a parallel configuration, power conversion is synchronized to the falling edge of the incoming clock.
VIN	44, 45, 46, 53	I	Input switching voltage pins. These pins supply voltage to the power switches of the converter.
VINBP	50	I	Input power to the controller circuitry. Bypass this pin with a minimum of 1- μ F to BP_RTN. This pin is internally connected to VIN.
VOUT	37, 38, 39, 40, 41, 55	O	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND.
VS+	4	I	Positive input of the remote sense amplifier. Connect this pin to VOUT at the load for best voltage regulation. Do not let this pin float.
VS–	5	I	Negative input of the remote sense amplifier. Connect this pin to ground at the load for best voltage regulation. Do not let this pin float.
VSHARE	3	I/O	Voltage sharing signal for parallel operation.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Input voltage	VIN	−0.3	18	V
	VIN < 2-ms transient		19	
	VIN−PH (VIN TO PH differentially)	−0.3	25	
	FB	−0.3	3.6	
	VS+, VS−, RT, EN, SYNC, PGOOD, ISHARE, RT_SEL	−0.3	7	
	BP6_RTN, BP_RTN, AGND	−0.3	0.3	
Output voltage	PH	−1	25	V
	PH < 100-ns transient	−5	25	
	BP6, COMP, DIFFO, VSHARE	−0.3	7	
	BP3	−0.3	3.6	
Operating IC junction temperature, T _J		−40	150	°C
Storage temperature, T _{stg}		−55	150	°C
Mechanical shock			500	G
Mechanical vibration			10	G

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
Input voltage	VIN	4.5	12	15	V
	SYNC		3.3	6.5	
	EN, PGOOD pullup voltage		3.3	5.5	
Output voltage	V _{OUT}	0.5		2	V
Output current	I _{OUT}	0		35	A
Frequency		300	500	1000	kHz
Temperature	Operating ambient temperature	−40		105	°C
	Operating IC junction temperature	−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPSM846C24	UNIT
		MOL (QFN)	
		59 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	8.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter ⁽³⁾	0.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter ⁽⁴⁾	4.3	°C/W

- For more information about thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- The junction-to-ambient thermal resistance, R_{θJA}, applies to devices soldered directly to a 100 mm × 100 mm, 6-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces R_{θJA}.
- The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T_J = ψ_{JT} × P_{dis} + T_T; where P_{dis} is the power dissipated in the device and T_T is the temperature of the top of the device.
- The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = ψ_{JB} × P_{dis} + T_B; where P_{dis} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

6.5 Electrical Characteristics

Over –40°C to 105°C free-air temperature range, V_{IN} = 12 V, V_{OUT} = 1.2 V, I_{OUT} = I_{OUT(max)}, f_{SW} = 500 kHz, C_{IN1} = 4 × 22 μF, 25 V, 1210 ceramic; C_{IN2} = 2 × 330 μF, 25 V, electrolytic bulk; C_{OUT1} = 4 × 47 μF, 6.3 V, 1210 ceramic; C_{OUT2} = 2 × 470 μF, 6.3 V, polymer bulk (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE (V _{IN})						
V _{IN}	Input voltage	Over I _{OUT} range	4.5		15	V
V _{IN_UVLO}	V _{IN} undervoltage lock out	V _{IN} rising		4.5		V
		V _{IN} falling		4		
I _{VIN}	Input operating current	EN = 0 V		7.7	12	mA
OUTPUT VOLTAGE (V _{OUT})						
V _{OUT}	V _{OUT} adjustable range ⁽¹⁾	Over I _{OUT} range	0.5		2	V
	Setpoint voltage tolerance	R _{SET} = Not loaded, T _J = 25°C, I _{OUT} = 0 A	–1%		1%	
		R _{SET} = 10 kΩ, 1%, T _J = 25°C, I _{OUT} = 0 A ⁽²⁾	–1.5%		1.5%	
	Temperature variation	0°C < T _J < 85°C, I _{OUT} = 0 A ⁽¹⁾	–0.5%		0.5%	
		–40°C < T _J < 125°C, I _{OUT} = 0 A ⁽¹⁾	–1%		1%	
	Line regulation	4.5 V < V _{IN} < 15 V, I _{OUT} = 0 A		±0.05%		
	Load regulation	Over I _{OUT} range, using remote sense		±0.2%		
	Output voltage ripple	20-MHz bandwidth		13		mV
OUTPUT CURRENT						
I _{OUT}	Output current	Natural Convection. See SOA graph for derating over temperature.	0		35	A
	Overcurrent threshold			42		A
I _{OC(acc)}	Overcurrent accuracy		–15%		15%	
I _{SH(acc)}	Output current share accuracy	(I _{OUT1} – I _{OUT2}) ÷ I _{TOTAL} , I _{OUT} ≥ 20 A per module ⁽¹⁾	–15%		15%	
		(I _{OUTx} – I _{TOTAL}) ÷ 2, I _{OUT} < 20 A per module ⁽¹⁾	–3		3	A
SOFT START / STOP						
t _{SStart}	Internal soft-start time			3		ms
t _{SStop}	Internal soft-stop time			3		ms
ENABLE (EN)						
V _{EN}	Enable threshold voltage	Enable high voltage	1.3			V
		Enable low voltage			0.8	V
	Hysteresis on Enable			170		mV

- Specified by design.
- The stated limit of the set-point tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external R_{SET} resistor.

Electrical Characteristics (continued)

Over -40°C to 105°C free-air temperature range, $V_{\text{IN}} = 12\text{ V}$, $V_{\text{OUT}} = 1.2\text{ V}$, $I_{\text{OUT}} = I_{\text{OUT(max)}}$, $f_{\text{SW}} = 500\text{ kHz}$,
 $C_{\text{IN1}} = 4 \times 22\text{ }\mu\text{F}$, 25 V, 1210 ceramic; $C_{\text{IN2}} = 2 \times 330\text{ }\mu\text{F}$, 25 V, electrolytic bulk; $C_{\text{OUT1}} = 4 \times 47\text{ }\mu\text{F}$, 6.3 V, 1210 ceramic;
 $C_{\text{OUT2}} = 2 \times 470\text{ }\mu\text{F}$, 6.3 V, polymer bulk (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
POWER GOOD (PGOOD) AND OVERVOLTAGE / UNDERVOLTAGE THRESHOLD ⁽³⁾								
PGOOD	PGOOD output low voltage	V _{IN} = 4 V, V _{OUT} = 0 V, I _{PGOOD} = 5 mA			0.3		V	
		V _{IN} = 0 V, I _{PGOOD} = 80 μA			0.8			
	PGOOD thresholds	V _{OUT} rising	Good	95		%V _O		
			Fault	112		%V _O		
		V _{OUT} falling	Good	105		%V _O		
			Fault	88		%V _O		
PERFORMANCE								
Efficiency ⁽⁴⁾	V _{IN} = 12 V, I _{OUT} = 25 A	V _{OUT} = 0.8 V		83%				
		V _{OUT} = 1.2 V		87%				
		V _{OUT} = 1.8 V		90%				
	V _{IN} = 5 V, I _{OUT} = 25 A	V _{OUT} = 0.8 V		84%				
		V _{OUT} = 1.2 V		88%				
		V _{OUT} = 1.8 V		91%				
Transient response ⁽⁴⁾	10 A / μs load step from 25% to 75% of I _{OUT(max)} , C _{OUT} = 1000 μF, RC = 1 kΩ, CC = 1 nF	V _{OUT} over/undershoot		60		mV		
		Recovery time		60		μs		
	10 A / μs load step from 25% to 75% of I _{OUT(max)} , C _{OUT} = 2000 μF, RC = 665 Ω, CC = 1.5 nF	V _{OUT} over/undershoot		40		mV		
		Recovery time		60		μs		
	10 A / μs load step from 25% to 75% of I _{OUT(max)} , C _{OUT} = 4000 μF, RC = 499 Ω, CC = 2.2 nF	V _{OUT} over/undershoot		27		mV		
		Recovery time		60		μs		
INTERNAL LDO (BP6, BP3) ⁽³⁾								
V _{BP6}	BP6 regulator output voltage	7.5V ≤ V _{IN} ≤ 15 V, switching		5.85	6.4	6.95	V	
V _{BP6(DO)}	Dropout voltage	(V _{VIN} − V _{BP6}), V _{IN} = 4.5 V, switching				400	mV	
V _{BP3}	BP3 regulator output voltage	V _{IN} ≥ 4.5 V		3	3.2	3.4	V	
THERMAL SHUTDOWN								
T _{SD}	Junction thermal shutdown temperature				145	160	°C	
T _{HYST}	Thermal shutdown hysteresis				25		°C	
CAPACITANCE								
C _{IN}	External input capacitance	ceramic		88			μF	
		non-ceramic		660				
C _{OUT}	External output capacitance	ceramic ⁽⁵⁾		188			μF	
		non-ceramic ⁽⁵⁾	940		4000 ⁽⁶⁾			
			ESR ⁽⁷⁾		5			mΩ

(3) Functionality Verified. Limits specified at internal IC test.

(4) Specified by design.

(5) The minimum required output capacitance consists of $4 \times 47\text{-}\mu\text{F}$ ceramic capacitors and $2 \times 470\text{-}\mu\text{F}$, 10-m Ω ESR (5 m Ω equivalent).

(6) The proper frequency compensation network values are determined by the total amount of output capacitance (see [Setting the Compensation Network](#)).

(7) The maximum ESR refers to the combined equivalent ESR of all non-ceramic output capacitors. For example, two 10-m Ω ESR capacitors have a combined equivalent ESR of 5 m Ω .

TPSM846C24

JAJSEK3B – JANUARY 2018–REVISED JANUARY 2019

www.tij.co.jp

6.6 Switching Characteristics

Over -40°C to 105°C free-air temperature range, $V_{\text{IN}} = 12\text{ V}$, $V_{\text{OUT}} = 1.2\text{ V}$, $I_{\text{OUT}} = I_{\text{OUT(max)}}$, $f_{\text{SW}} = 500\text{ kHz}$,
 $C_{\text{IN1}} = 4 \times 22\text{-}\mu\text{F}$, 25-V, 1210 ceramic; $C_{\text{IN2}} = 2 \times 330\text{-}\mu\text{F}$, 25-V, electrolytic bulk; $C_{\text{OUT1}} = 4 \times 47\text{-}\mu\text{F}$, 6.3-V, 1210 ceramic;
 $C_{\text{OUT2}} = 2 \times 470\text{-}\mu\text{F}$, 6.3-V, polymer bulk (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATOR						
f_{SW}	Switching frequency	Factory default setting. $R_{\text{RT}} = \text{open}$; RT_SEL grounded	425	500	575	kHz
		$R_{\text{RT}} = 68.1\text{ k}\Omega$, 1%; RT_SEL open	255	300	345	
		$R_{\text{RT}} = 20.0\text{ k}\Omega$, 1%; RT_SEL open	850	1000	1150	
		Adjustment range	300		1000	
		PWM				
$t_{\text{ON-MIN}}$	Minimum on-time ⁽¹⁾			50	100	ns
$t_{\text{OFF-MIN}}$	Minimum off-time ⁽¹⁾	$f_{\text{SW}} = 1\text{ MHz}$		515	560	ns
SYNCHRONIZATION						
$V_{\text{IH}(\text{Sync})}$	High-level input voltage ⁽²⁾		2.2			V
$V_{\text{IL}(\text{Sync})}$	Low-level input voltage ⁽²⁾				0.8	V
D_{SYNC}	Sync input duty cycle	$f_{\text{SW}} = 300\text{ kHz}$ to 1 MHz		50%		
f_{SYNC}	Sync frequency range		300		1000	kHz

(1) Specified by design.

(2) Functionality Verified. Limits specified at internal IC test.

6.7 Typical Characteristics ($V_{IN} = 12\text{ V}$)

$V_{IN} = 12\text{ V}$, $T_A = 25^\circ\text{C}$, $f_{SW} = 500\text{ kHz}$ (unless otherwise specified). Safe operating area curves were measured using a Texas Instruments evaluation module (EVM).




图 1. Efficiency vs Output Current




图 2. Power Dissipation vs Output Current




图 3. Voltage Ripple vs Output Current




图 4. Safe Operating Area




图 5. Safe Operating Area




图 6. Safe Operating Area

6.8 Typical Characteristics ($V_{IN} = 5\text{ V}$)

$V_{IN} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $f_{SW} = 500\text{ kHz}$ (unless otherwise specified). Safe operating area curves were measured using a Texas Instruments evaluation module (EVM).




FIG 7. Efficiency vs Output Current




FIG 8. Power Dissipation vs Output Current




FIG 9. Voltage Ripple vs Output Current




FIG 10. Safe Operating Area




FIG 11. Safe Operating Area





FIG 12. Safe Operating Area

7 Detailed Description

7.1 Overview

The TPSM846C24 device is a 35-A, high-performance, synchronous buck power module, enabling high-power density and minimal PCB area. This device implements the industry-standard fixed switching frequency, voltage-mode control with input feed-forward topology that responds instantly to input voltage change. The TPSM846C24 device can be synchronized to the external clock to eliminate beat noise and reduce EMI and EMC. Monotonic prebias capability eliminates concerns about damaging sensitive loads. Two TPSM846C24 devices can be paralleled together to provide up to 70-A load. Current sensing for overcurrent protection and current sharing between two devices are implemented by sampling a small portion of the power-stage current which provides accurate information independent of the device temperature.

7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated


7.3 Feature Description

7.3.1 Minimum Capacitance Requirements

For proper operation, the minimum required input capacitance network consists of four 22- μF (or two 47- μF) ceramic capacitors plus a 330- μF bulk capacitor. See capacitors C1 thru C5 in [Figure 13](#). Place the ceramic capacitors as close as possible to the VIN pins. The ground return path of the capacitors must connect to PGND pins 42, 43, 54, and 59 of the TPSM846C24.

The minimum required output capacitance network consists of four 47- μF (or two 100- μF) ceramic capacitors plus two 470- μF , low-ESR polymer capacitors. See capacitors C10 thru C15 in [Figure 13](#). The combined ESR of the polymer capacitors must not be greater than 5 m Ω . Place the ceramic capacitors as close as possible to the VOUT and PGND pins of the module. This minimum network insures good transient response and minimal ripple amplitude. The total amount of output capacitance determines the values of the frequency compensation network. For more details see the [Setting the Compensation Network](#) section.

Additionally, the analog power path (VINBP) requires its own bypass network consisting of a 10-nF ceramic capacitor (C8 in [Figure 13](#)) and 1- μF ceramic capacitor (C7 in [Figure 13](#)) connected directly across pins 50 and 51 of the module. For proper operation, the two internal power supply rails of the module must also be bypassed. The 6.5-V rail (BP6) requires a 4.7- μF ceramic capacitor (C6 in [Figure 13](#)) placed across pins 48 and 49 of the module with short, direct traces. The 3.3-V rail (BP3) requires a 2.2- μF ceramic capacitor (C9 in [Figure 13](#)) placed very close to pins 47 and 51.





Copyright © 2017, Texas Instruments Incorporated

Figure 13. Required Capacitor Schematic

Feature Description (continued)

7.3.2 Setting the Compensation Network

The TPSM846C24 requires an external series resistor and capacitor compensation network to be connected between the DIFFO pin (pin 6) and the FB pin (pin 7). These are R_{COMP} and C_{COMP} in  14. The value of these components is determined by the total amount of output capacitance and the switching frequency. TI recommends only ceramic and low-ESR, polymer-type capacitors are. Place these components as close as possible to the module and away from noisy signal traces. Suggested values for R_{COMP} and C_{COMP} for some typical values of output capacitance are given in  1. Final values should be determined by testing system stability using standard power supply evaluation techniques.



Copyright © 2017, Texas Instruments Incorporated

 **14. Compensation Components**

表 1. Recommended Compensation Components

TOTAL C _{OUT} (μF)		SWITCHING FREQUENCY						TYPICAL C _{OUT}	
		300 - 400 kHz		400 - 600 kHz		600 - 1000 kHz			
MIN	MAX	R _{COMP}	C _{COMP}	R _{COMP}	C _{COMP}	R _{COMP}	C _{COMP}	Ceramic	Polymer
1000	1500	1.0 kΩ	1000 pF	665 Ω	1500 pF	499 Ω	2200 pF	4 × 47 μF	2 × 470 μF
1500	3000	665 Ω	1500 pF	499 Ω	2200 pF	249 Ω	4700 pF	4 × 47 μF	4 × 470 μF
3000	5000	499 Ω	2200 pF	249 Ω	4700 pF	124 Ω	6800 pF	4 × 47 μF	4 × 1000 μF

7.3.3 Transient Response

The TPSM846C24 is designed to have an exceptional output voltage transient response to output current load steps. 表 2 shows the voltage deviation for several transient conditions.

表 2. Output Voltage Transient Response


$C_{IN} = 4 \times 22 \mu F$ Ceramic, $2 \times 330 \mu F$ Electrolytic							
V_{OUT} (V)	V_{IN} (V)	f_{SW} (kHz)	R_{COMP}	C_{COMP}	C_{OUT}		VOLTAGE ⁽¹⁾ DEVIATION (mV)
					CERAMIC	NON-CERAMIC ⁽²⁾	
0.6	5	500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	33
		500	249 Ω	4700 pF	4 $\times$ 47 μF	4 $\times$ 1000 μF	22
	12	500	249 Ω	4700 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	24
		750	124 Ω	6800 pF	4 $\times$ 47 μF	4 $\times$ 1000 μF	18
0.8	5	500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	37
		750	124 Ω	6800 pF	4 $\times$ 47 μF	4 $\times$ 1000 μF	19
	12	500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	33
		500	249 Ω	4700 pF	4 $\times$ 47 μF	4 $\times$ 1000 μF	20
1.0	5	500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	48
		500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	38
		500	249 Ω	4700 pF	4 $\times$ 47 μF	4 $\times$ 1000 μF	26
	12	500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	41
		500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	32
		750	499 Ω	2200 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	26
1.2	5	500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	38
		750	499 Ω	2200 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	34
	12	500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	39
		500	499 Ω	2200 pF	4 $\times$ 47 μF	4 $\times$ 470 μF	35
2	5	300	1.0 k Ω	1000 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	50
		500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	38
	12	300	1.0 k Ω	1000 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	57
		500	665 Ω	1500 pF	4 $\times$ 47 μF	2 $\times$ 470 μF	42

(1) 50% load step at 2.5 A/ μs .

(2) The combined equivalent ESR of all non-ceramic output capacitance must be ≤ 5 m Ω .

7.3.4 Setting the Output Voltage

The TPSM846C24 output voltage adjustment range is 0.5 V to 2 V. The adjustment method requires a resistor, R_{SET} , connected between the FB pin and AGND as shown in 图 15. 式 1 can be used to calculate the R_{SET} value for a given output voltage, V_{OUT} . Additionally, the R_{SET} value can be selected from 表 3.



Copyright © 2017, Texas Instruments Incorporated

图 15. RSET Resistor

$$R_{SET} = \frac{5}{(V_{OUT} - 0.5)} \quad (\text{k}\Omega) \quad (1)$$

表 3. Standard R_{SET} Resistor Values

V_{OUT} (V)	R_{SET} (k Ω)	V_{OUT} (V)	R_{SET} (k Ω)
0.5	open	1.3	6.19
0.6	49.9	1.4	5.49
0.7	24.9	1.5	4.99
0.8	16.5	1.6	4.53
0.9	12.4	1.7	4.12
1	10	1.8	3.83
1.1	8.25	1.9	3.57
1.2	7.15	2.0	3.32

7.3.5 Differential Remote Sense

The TPSM846C24 device implements a differential remote-sense amplifier to provide excellent load regulation by cancelling IR-drop in high-current applications. The VS+ and VS– pins must be Kelvin-connected to the output capacitor bank directly at the load, and routed back to the device as a tightly coupled differential pair. Ensure that these traces are isolated from fast switching signals and high current paths on the final PCB layout, as these can add differential-mode noise.

7.3.6 Switching Frequency and Synchronization

7.3.6.1 Setting the Switching Frequency

The TPSM846C24 is set to a default switching frequency of 500 kHz. To operate the TPSM846C24 at the default switching frequency, connect the RT_SEL pin (pin 14) to AGND and leave the RT pin (pin 13) open. To change the switching frequency, leave the RT_SEL pin open, and connect a resistor from the RT pin (R_{RT}) to AGND. Use [式 2](#) to calculate the R_{RT} resistor value.

$$R_{RT} = \frac{18290 + (120 \times V_{IN})}{f_{SW} \text{ (kHz)}} \text{ (k}\Omega\text{)} \quad (2)$$

The TPSM846C24 devices are designed to operate from 300 kHz to 1 MHz.

7.3.6.2 Synchronization

The TPSM846C24 device can synchronize to an external clock that is $\pm 20\%$ of the free-running frequency set by R_{RT} . It is required that the external clock waveform is a square wave with a duty cycle of 50%.

7.3.6.2.1 Stand-Alone Device Synchronization

When power is applied, if no external clocking signal is present on the SYNC pin, the device operates at the switching frequency set by the internal or an external timing resistor. If an external clock signal that meets the specification of the Synchronization section of the [Switching Characteristics](#) table is applied to the SYNC pin, the device synchronizes to the leading edge of the applied waveform. The rising edge of the PH node lags the rising edge of the clocking waveform by approximately 500 ns. The external clock must be a 50% duty-cycle square wave. The external clock frequency must be with $\pm 20\%$ of the free-running frequency set by the R_{RT} resistor. It is permissible for the SYNC signal to become active after the module has powered-up. If this is done, there is a small disturbance in the output voltage while the module locks to the SYNC clock. If the SYNC signal is lost during operation, the module quickly detects the loss and reverts to switching at the frequency set by the R_{RT} resistor. A disturbance occurs in the output voltage upon loss of SYNC.

7.3.6.2.2 Paralleled Devices Synchronization

When two TPSM846C24 devices are paralleled, the SYNC pins of the master and the slave must be supplied with a 50% duty cycle clock signal at the desired switching frequency. The master device locks to the rising edge of the clock; the slave locks to the falling edge. The 50% duty cycle requirement insures the modules operate 180° out of phase to minimize ripple. Both the master and slave module must have an R_{RT} resistor present whose value sets a switching frequency within $\pm 20\%$ of the SYNC clock frequency. See the [Parallel Application](#) section of the datasheet for more information when paralleling devices.

7.3.7 Prebiased Output Start-Up

The TPSM846C24 devices prevent current from being discharged from the output during start-up when a prebiased output condition exists. If the output is prebiased, no PH pulses occur until the internal soft-start voltage rises above the error-amplifier input voltage (FB pin). As soon as the soft-start voltage exceeds the error-amplifier input, and PH pulses start. The device limits synchronous rectification after each PH pulse with a narrow on-time. The on-time of the low-side MOSFET slowly increases on a cycle-by-cycle basis until 128 pulses have been generated and the synchronous rectifier runs fully complementary to the high-side MOSFET. This approach prevents the sinking of current from a prebiased output, and ensures the output-voltage start-up and ramp-to-regulation sequences are smooth and monotonic.

If the prebias voltage is close to or exceeds the V_{OUT} setpoint voltage, the mandatory 128 switching cycles, as previously described, may induce a non-monotonic dip in the output voltage. The output voltage quickly recovers to the setpoint value once the 128 cycle interval is completed.

These devices respond to a prebiased output overvoltage condition immediately upon VIN powered up and when the BP6 regulator voltage is above the BP6 UVLO of 3.73 V (typical).

7.3.8 Power-Good (PGOOD) Indicator

The TPSM846C24 has a built-in power-good signal (PGOOD) which indicates whether the output voltage is within its regulation range. The PGOOD pin is an open drain output that requires a pullup resistor to a voltage source of 5.5 V or less. The recommended pullup resistor value is between 10 k Ω and 100 k Ω . Once the output voltage rises above 95% of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 88% or rises higher than 112% of the nominal set voltage.

The PGOOD signal can be connected to the EN pin of a different device to provide additional controlled turnon and turnoff sequencing.

The PGOOD signal is pulled low when the FB pin is prebiased to higher than 5% above the regulation level. This level of prebias is unusual and it is beneficial to flag a warning in this situation.

注

The presence of a pullup voltage at the PGOOD pin before input voltage is applied, may cause the PGOOD pin to be pulled above a logic low voltage level. This is due to the limited pulldown capability in an un-powered condition. If this is not desired, increase the pullup resistance or reduce the external pullup supply voltage.

7.3.9 Linear Regulators BP3 and BP6

The TPSM846C24 device has two onboard linear regulators to provide suitable power for the internal circuitry of the device. Bypass the BP3 and BP6 pins externally for the converter to function properly. The BP3 pin requires a minimum of 2.2 μ F of capacitance connected to BP_RTN. The BP6 pin requires a minimum 4.7 μ F of capacitance connected to BP6_RTN.

The use of the internal regulators to power other circuits is not recommended because the loads placed on the regulators might adversely affect operation of the controller.

注

Place bypass capacitors as close as possible to the device pins, with a minimum return loop back to ground and keep the return loop away from fast switching voltage and main current path. For more information, see the [Layout](#) section. Poor bypassing can degrade the performance of the regulator.


TPSM846C24

JAJSEK3B – JANUARY 2018 – REVISED JANUARY 2019

www.tij.co.jp

7.3.10 Parallel Application

Two TPSM846C24 devices can be paralleled for increased output current up to 70 A. Multiple connections must be made between the paralleled devices and the component selection is slightly different than for a stand-alone TPSM846C24 device. [Figure 16](#) shows a typical schematic for two TPSM846C24 devices in parallel. Parallel operation can be evaluated using the TPSM846C24DEVM-007 evaluation board.



Copyright © 2017, Texas Instruments Incorporated

Figure 16. TPSM846C24 Parallel

7.3.11 Parallel Operation

To operate two TPSM846C24 devices in parallel, one of the devices must act as the master and the other act as a slave. To configure one of the devices as the slave device, connect a 1-k Ω resistor between the device FB pin and BP3 pin. Additionally, the SYNC, VSHARE, and ISHARE pins of both devices must be connected as shown in [Figure 16](#). Both devices share the same VSHARE voltage. Essentially, the internal COMP voltage is shared between the two devices by connecting the VSHARE pin of each device together. By connecting the ISHARE pins of each device, the sensed current in each phase is compared, then the error current is added into the internal COMP. The resulting voltage is compared with the PWM ramp to generate the PWM pulse. This current sharing loop maintains the current balance between devices.

In addition to sharing the same internal COMP voltage, the VSHARE pin is also used for fault communication between the loop master and slave devices. The VSHARE pin voltage is pulled low if any device encounters any fault conditions so that the other device sharing VSHARE pin is alerted and stops switching accordingly.

When configured for parallel operation, the SYNC pins of the master and the slave must be supplied with a 50% duty cycle clock signal at the desired switching frequency. The master device locks to the rising edge of the clock; the slave locks to the falling edge. The 50% duty cycle requirement insures the modules operate 180° out of phase to minimize ripple. Both the master And Slave module must have an R_{RT} resistor present whose value sets a switching frequency within $\pm 20\%$ of the SYNC clock frequency.

An optional high-frequency capacitor can be added between the VSHARE pin and ground in noisy systems, but the capacitance must not exceed 10 pF.

If operating conditions result in an on-time pulse width of ≤ 150 ns, jitter may be observed on the master and slave PH pins. The addition of a 10-k Ω resistor in series with the ISHARE connection between the devices helps to reduce, but may not eliminate, the jitter.

7.3.12 Overtemperature Protection

An internal temperature sensor based off the bandgap reference protects the TPSM846C24 device from thermal runaway. The internal thermal shutdown threshold, T_{SD}, is fixed at 145°C (typical). When the device senses a temperature above T_{SD}, power conversion stops until the sensed junction temperature decreases by the amount of the thermal shutdown hysteresis, T_{HYST} (25°C typical). The response to an over temperature fault is to shut down and then restart.

7.3.13 Overcurrent Protection

Both low-side overcurrent and high-side short circuit protection are implemented. The low-side MOSFET average current is compared to the fault threshold. High-side pulses are terminated on a cycle-by-cycle basis whenever the current through the high-side MOSFET exceeds the fixed short-circuit threshold.

When either a low-side overcurrent or high-side short-circuit threshold is exceeded in a switching cycle, a counter is incremented. If no overcurrent condition is detected in a switching cycle, the counter is decremented. If the counter counts to three, an overcurrent fault condition is declared, and the output shuts down and restarts after approximately 21 ms.

7.3.14 Output Overvoltage and Undervoltage Protection

The TPSM846C24 device includes both output-overvoltage protection and output undervoltage protection capability by comparing the FB pin voltage to internal pre-set voltages.

If the FB pin voltage rises above the output overvoltage-protection threshold, the device terminates normal switching and turns on the low-side MOSFET to discharge the output capacitor and prevent further increases in the output voltage. The device declares an OV fault and enters continuous-restart-hiccup mode. The TPSM846C24 device responds to the output overvoltage condition immediately upon VIN powered up and BP6 regulator voltage above its own UVLO of 3.73 V (typical).

If the FB pin voltage falls below the undervoltage protection level after soft start has completed, the device terminates normal switching and forces both the high-side and low-side MOSFETs off, and begins a hiccup time-out delay prior to restart.

7.4 Device Functional Modes

7.4.1 Active Mode

The TPSM846C24 device operates in continuous conduction mode (CCM) at a fixed frequency, regardless of the output current. For the first 128 switching cycles, the low-side MOSFET on-time is slowly increased to prevent excessive current sinking in the event the device is started with a prebiased output. Following the first 128 clock cycles, the low-side MOSFET and the high-side MOSFET on-times are fully complementary.

7.4.2 Shutdown Mode

The TPSM846C24 uses the EN pin to enable or disable power conversion. The EN pin must be pulled high to allow power conversion.

The EN pin provides electrical ON and OFF control for the TPSM846C24. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the stand-by current is 7.7 mA typically with $V_{IN} = 12$ V. The TPSM846C24 also employs undervoltage lockout protection. If V_{IN} is below the UVLO level, the output of the regulator is turned off.


8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application

The TPSM846C24 is a highly-integrated, synchronous step-down DC-DC power module. The TPSM846C24 converts a higher DC-input voltage to a lower DC-output voltage, with a maximum output current of 35 A. Use the following design procedure to select key component values and select the appropriate features.



Copyright © 2017, Texas Instruments Incorporated

图 17. Typical Application Schematic

Typical Application (continued)

8.1.1 Design Requirements

For this design example, use the parameters listed in 表 4 and follow the design procedures below.

表 4. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage V_{IN}	12 V typical
Output voltage V_{OUT}	1.2 V
Output current rating	35 A
Key care-about	Small footprint, high efficiency, PGOOD signal

8.1.2 Detailed Design Procedure

8.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM846C24 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.1.2.2 Setting the Output Voltage

The output voltage of the TPSM846C24 is designed to be set by the R_{SET} resistor. Use 式 3 to calculate the R_{SET} resistor value.

$$R_{SET} = \frac{5}{(V_{OUT} - 0.5)} \quad (\text{k}\Omega) \quad (3)$$

To set the output voltage to 1.2 V, using 式 3, the calculated value of R_{SET} is 7.14 k Ω . The nearest E96 resistor value is 7.15 k Ω .

8.1.2.3 Input and Output Capacitance

The minimum required input capacitance network consists of four 22- μF (or two 47- μF) ceramic capacitors plus a 330- μF bulk capacitor. The minimum required output capacitance network consists of four 47- μF (or two 100- μF) ceramic capacitors plus two 470- μF , low ESR polymer capacitors. The combined ESR of the polymer capacitors must not be greater than 5 m Ω . Additional input and output capacitors can be added to improve ripple or transient response.

In this design example, the minimum required input and output capacitance is used.

8.1.2.4 Selecting the Compensation Components

The TPSM846C24 requires an external series resistor and capacitor compensation network to be connected between the DIFFO pin (pin 6) and the FB pin (pin 7). The value of these components is determined by the total amount of output capacitance.

In this design example, the value of R_{COMP} and C_{COMP} is selected from 表 1 based on the total amount of output capacitance of 1120 μF . $R_{COMP} = 1 \text{ k}\Omega$ and $C_{COMP} = 1000 \text{ pF}$.

8.1.2.5 Setting the Switching Frequency

The TPSM846C24 is set to a default switching frequency of 500 kHz. To operate the TPSM846C24 at the default switching frequency, connect the RT_SEL pin (pin 14) to AGND and leave the RT pin (pin 13) open.

In this design example, the switching frequency is selected to operate at the default switching frequency of 500 kHz by connecting RT_SEL pin to AGND and the R_{RT} resistor is left open.


8.1.2.6 Power Good (PGOOD)

Applications requiring voltage rail sequencing can benefit from the PGOOD signal present with the TPSM846C24. The PGOOD pin is an open-drain output. When the output voltage is typically between 95% and 105% of the setpoint, the PGOOD pin pulldown is released and the pin floats, requiring an external pullup resistor for a high signal. A 10-kΩ pullup resistor is placed between the PGOOD pin and the BP3 rail.

8.1.2.7 ON/OFF Control (EN)

The EN signal is used to turn the power conversion function of the module ON and OFF. The EN signal is an active high signal; that is, the EN pin must be pulled high for power conversion to occur. The EN pin requires an external pullup resistor for a high signal. A 10-kΩ pullup resistor is placed between the EN pin and the BP3 rail

8.1.3 Application Curves



9 Power Supply Recommendations

The TPSM846C24 device is designed to operate from an input voltage supply between 4.5 V and 15 V. This supply must be well regulated. These devices are not designed for split-rail operation. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the [Layout](#) section.

10 Layout

10.1 Layout Guidelines

Layout is critical for good power-supply design. [Figure 20](#) and [Figure 21](#) show top-side and bottom-side PCB-layout configuration for recommended component placement. Additional power, ground and signal layers are present in any PCB design. A list of PCB layout considerations using these devices is listed as follows:

- Place the input bypass capacitors as close as physically possible to the VIN and PGND pins. Additionally, a high-frequency bypass capacitor on the VIN pins can help reduce switching spikes. This capacitor can be placed on the bottom side of the PCB directly underneath the device to keep a minimum loop.
- The BP6 bypass capacitor carries a large switching current for the gate driver. Bypassing the BP6 pin to BP6_RTN with a low-impedance path is very critical to the stable operation of the TPSM846C24 device. Place the BP6 high-frequency bypass capacitor as close as possible to the device pins 48 and 49.
- The VINBP and BP3 pins also require good local bypassing. Place bypass capacitors as close as possible to the device pins and BP_RTN. Poor bypassing on the VINBP and BP3 pins can degrade the performance of the device.
- Place signal components as close as possible to the pins to which they are connected. These components include the feedback resistors and the RT resistor. Keep these components away from fast switching voltage and current paths. Terminate these components to AGND with a minimum return loop.
- Route the VS+ and VS– lines from the output capacitor bank at the load back to the device pins as a tightly coupled differential pair. These traces must be kept away from switching or noisy areas which can add differential-mode noise.
- Use caution when routing of the SYNC, VSHARE and ISHARE traces for parallel configurations. The SYNC trace carries a rail-to-rail signal and must be routed away from sensitive analog signals, including the VSHARE, ISHARE, RT, and FB signals. The VSHARE and ISHARE traces must also be kept away from fast switching voltages or currents formed by the VIN, PH, and BP6 pins.

10.2 Layout Example




图 20. PCB Top-side Layout Recommendation




图 21. PCB Bottom-side Layout Recommendation

10.3 Package Specifications

TPSM846C24		VALUE	UNIT
Weight		3.92	grams
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, $T_A = 40^\circ\text{C}$, ground benign	26.6	MHrs

10.4 EMI

The TPSM846C24 is compliant with EN55022 Class A radiated emissions. [Figure 22](#) to [Figure 25](#) show typical examples of radiated emissions plots for the TPSM846C24. The EMI plots were taken using an [EVM](#) with a resistive load and input power was provided using a lead acid battery. All graphs show plots of the antenna in the horizontal and vertical positions.




Figure 22. Radiated Emissions 12-V Input, 1.2-V Output, 35-A Load Vertical Antenna






Figure 23. Radiated Emissions 12-V Input, 1.2-V Output, 35-A Load Horizontal Antenna

EMI (continued)



**图 24. Radiated Emissions 5-V Input, 1.2-V Output,
35-A Load Vertical Antenna**



**图 25. Radiated Emissions 5-V Input, 1.2-V Output,
35-A Load Horizontal Antenna**

10.5 Mounting and Thermal Profile Recommendation

Proper mounting technique adequately covers the exposed thermal pad with solder. Excessive heat during the reflow process can affect electrical performance. [Figure 26](#) shows the recommended reflow-oven thermal profile. Proper post-assembly cleaning is also critical to device performance. Refer to [Power Module MSL Ratings and Reflow Ratings](#) for more information.




Figure 26. Recommended Reflow-Oven Thermal Profile

表 5. Recommended Thermal Profile Parameters

PARAMETER		MIN	TYP	MAX	UNIT
RAMP UP AND RAMP DOWN					
$r_{\text{RAMP(up)}}$	Average ramp-up rate, $T_{\text{S(max)}}$ to T_{P}			3	°C/s
$r_{\text{RAMP(down)}}$	Average ramp-down rate, T_{P} to $T_{\text{S(max)}}$			6	°C/s
PRE-HEAT					
T_{S}	Preheat temperature	150		200	°C
t_{S}	Preheat time, $T_{\text{S(min)}}$ to $T_{\text{S(max)}}$	60		120	s
REFLOW					
T_{L}	Liquidous temperature		217		°C
T_{P}	Peak temperature			260	°C
t_{L}	Time maintained above liquidous temperature, T_{L}	60		150	s
t_{P}	Time maintained within 5°C of peak temperature, T_{P}	20		30	s
$t_{25\text{P}}$	Total time from 25°C to peak temperature, T_{P}			480	s

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

11.1.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、TPSM846C24デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary


[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報


以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

12.1 Tape and Reel Information



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM846C24MOLR	QFM	MOL	59	350	330.0	32.4	15.35	16.35	6.1	24.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM846C24MOLR	QFM	MOL	59	350	383.0	353.0	58.0

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPSM846C24MOLR	Active	Production	QFM (MOL) 59	350 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM846C24
TPSM846C24MOLR.A	Active	Production	QFM (MOL) 59	350 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM846C24
TPSM846C24MOLR.B	Active	Production	QFM (MOL) 59	350 LARGE T&R	-	Call TI	Call TI	-40 to 105	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM846C24MOLR	QFM	MOL	59	350	330.0	32.4	15.35	16.35	6.1	24.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM846C24MOLR	QFM	MOL	59	350	383.0	353.0	58.0

QFM - 6.4 mm max height

Top View Dimensions:

- Body Width: 15.1 mm
- Body Height: 16.1 mm
- Pin Pitch: 0.6 mm
- Pin 1 Index Area: 15.1 mm x 16.1 mm
- Seating Plane: 0.08 mm
- Thermal Tolerance: 0.05 mm

Side View Dimensions:

- Maximum Height: 6.4 mm
- Seating Plane: 0.08 mm

Pin 1 Index Area Detail:

- Pin 1 Index Area: 15.1 mm x 16.1 mm
- Pin 1 Index Area: 15.1 mm x 16.1 mm



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

MOL0059A

QFM - 6.4 mm max height

PLASTIC QUAD FLAT MODULE



4223441/C 08/2017

NOTES: (continued)


- This package is designed to be soldered to the thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE BOARD LAYOUT

MOL0059A

QFM - 6.4 mm max height

PLASTIC QUAD FLAT MODULE




4223441/C 08/2017

MOL0059A

QFM - 6.4 mm max height

PLASTIC QUAD FLAT MODULE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated