


TPSM6440xx 3V~36V、低 IQ、電力密度と低 EMI に最適化されたデュアル 2/3A モジュール

1 特長

- 多用途なデュアル出力電圧またはマルチフェーズ 単一出力同期整流降圧モジュール
 - MOSFET、インダクタ、コントローラを内蔵
 - 広い入力電圧範囲：3V~36V
 - 出力電圧を 0.8V~16V の範囲で調整可能
 - 6.5mm × 7.0mm × 2mm のオーバーモールド パッケージ
 - 接合部温度範囲：-40°C ~ 125°C
 - 負電圧出力に対応可能
- 全負荷範囲にわたって極めて高い効率を実現
 - 93.5% 以上のピーク効率
 - 外部バイアス オプションによる効率向上
 - 露出パッドによる熱インピーダンスの低減 $EVM \theta_{JA} = 20^\circ\text{C/W}$ 。
 - シャットダウン時静止電流：0.6μA (標準値)
- 非常に小さい伝導および放射 EMI シグネチャ
 - デュアル入力パスと内蔵コンデンサを備えた低 ノイズ パッケージにより、スイッチのリングングが減少
 - CISPR 11 および 32 Class B の放射規格に準拠
- スケーラブルな電源に対応した設計
- 堅牢な設計用の本質的な保護機能
 - 高精度のイネーブル入力とオープン ドレインの PGOOD インジケータによるシーケンシング、制御、 V_{IN} UVLO
 - 過電流およびサーマル シャットダウン保護機能
- WEBENCH® Power Designer により、TPSM64406 を使用するカスタム設計を作成

2 アプリケーション

- 試験および測定、航空宇宙および防衛
- ファクトリ オートメーションおよび制御
- 降圧および反転型の昇降圧電源



代表的な回路図

3 概要

TPSM6440xx は、パワー MOSFET、シールド付き インダクタ、受動部品を拡張 HotRod™ QFN パッケージに実装した、高集積 36V 入力対応の DC/DC 設計です。このデバイスは、デュアル出力または大電流の単一出力をサポートし、インターリーブされたスタック可能な電流モード制御アーキテクチャを使用しているためループ補償が簡単で、過渡応答が高速で、優れた負荷およびライン レギュレーションを行います。出力クロックによって正確な電流共有を行い、最大 18A の電流について最大 6 相をサポートできます。このモジュールは、VIN および VOUT ピンをパッケージの角に配置し、入力および出力コンデンサの配置を最適化しています。モジュールの下面には大きなサーマル パッドがあるため、単純なレイアウトが可能で、製造時の扱いも容易です。

TPSM6440xx は出力電圧範囲が 1V~16V で、小さな PCB フットプリントで低 EMI の設計を短時間で容易に実装できるよう設計されています。このトータル設計を使用すると、外付け部品はわずか 6 個で済み、設計プロセスで磁気部品の選択も不要です。

TPSM6440xx モジュールは、スペースに制約のあるアプリケーション向けに小型でシンプルな設計となっていますが、高精度のイネーブルを持ち、入力電圧 UVLO が可変で、拡散スペクトラムにより EMI 改善を改善できることで、堅牢なパフォーマンスを実現しています。また、VCC、ブートストラップ、入力コンデンサを内蔵しているため、信頼性と密度が向上します。このモジュールは、全負荷電流範囲 (FPWM) にわたって一定のスイッチング周波数に設定することも、可変周波数 (PFM) に設定して軽負荷時の効率を高めることもできます。シーケンシング、フォルト保護、出力電圧監視用の PGOOD インジケータも内蔵しています。

製品情報

部品番号 (3)	パッケージ (1)	パッケージ サイズ (2)
TPSM64406	RCH (QFN-FCMOD, 28)	6.50mm × 7.0mm
TPSM64406E		
TPSM64404		

- (1) 詳細については、セクション 11 を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。
- (3) 「製品比較」表を参照してください。



Table of Contents

1 特長	1	7.4 Device Functional Modes.....	29
2 アプリケーション	1	8 Applications and Implementation	29
3 概要	1	8.1 Application Information.....	29
4 Device Comparison Table	3	8.2 Typical Applications.....	29
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations.....	40
6 Specifications	7	8.4 Layout.....	40
6.1 Absolute Maximum Ratings.....	7	9 Device and Documentation Support	43
6.2 ESD Ratings.....	7	9.1 Device Support.....	43
6.3 Recommended Operating Conditions.....	7	9.2 Documentation Support.....	44
6.4 Thermal Information.....	8	9.3 ドキュメントの更新通知を受け取る方法.....	44
6.5 Electrical Characteristics.....	8	9.4 サポート・リソース.....	44
6.6 System Characteristics.....	10	9.5 Trademarks.....	44
6.7 Typical Characteristics.....	12	9.6 静電気放電に関する注意事項.....	44
7 Detailed Description	13	9.7 用語集.....	44
7.1 Overview.....	13	10 Revision History	45
7.2 Functional Block Diagram.....	14	11 Mechanical, Packaging, and Orderable Information	45
7.3 Feature Description.....	15		

4 Device Comparison Table

DEVICE	ORDERABLE PART NUMBER	RATED OUTPUT CURRENT	PACKAGE	JUNCTION TEMPERATURE RANGE
TPSM64404	TPSM64404RCHR	Dual 2 A / 2 A or stackable 4 A	RCH (28)	–40°C to 125°C
TPSM64406	TPSM64406RCHR	Dual 3 A / 3 A or stackable 6 A	RCH (28)	–40°C to 125°C
TPSM64406E	TPSM64406EXTRCHR	Dual 3 A / 3 A or stackable 6 A	RCH (28)	–55°C to 125°C

5 Pin Configuration and Functions

RCH package, 28-pin QFN with wettable flanks




図 5-1. Dual Output (Top View)




図 5-2. Single Output Primary (Top View)




図 5-3. Single Output Secondary (Top View)

表 5-1. Pin Functions

NO.	PIN NAME		TYPE ⁽¹⁾	DESCRIPTION
	DUAL OUTPUT	SINGLE OUTPUT		
14	VIN2	VIN2	I	Input supply to the regulator. Connect a high quality bypass capacitors from this pin to PGND. Low impedance connection must be provided to VIN1.
15	BOOT2	BOOT2	I/O	Channel 2 high-side driver upper supply rail. Connected to an internal 100-nF capacitor between SW2 and BOOT2. An internal diode charges the capacitor while SW2 is low. Mechanical connection, use as NC in design.
16, 17	SW2	SW2	P	Channel 2 Switching node that is internally connected to the source of the high-side NMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Mechanical connection, use as NC in design.
22, 23	SW1	SW1	P	Channel 1 Switching node that is internally connected to the source of the high-side NMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Mechanical connection, use as NC in design.
24	BOOT1	BOOT1	I/O	Channel 1 High-side driver upper supply rail. Connected to an internal 100-nF between SW1 and BOOT1. An internal diode charges the capacitor while SW1 is low. Mechanical connection, use as NC in design.
25	VIN1	VIN1	I	Input supply to the regulator. Connect a high quality bypass capacitors from this pin to PGND. Low impedance connection must be provided to VIN2.
27	SYNC	SYNC	I	Multifunction pin. SYNC selects forced pulse width modulation (FPWM) or Diode Emulation mode. Connect SYNC to AGND to enable diode emulation mode. Connect SYNC to VCC to operate the TPSM6440xx in FPWM mode with continuous conduction at light loads. SYNC can also be used as a synchronization input to synchronize the internal oscillator to an external clock. When used as a secondary device in single output configuration, the SYNC pin is connected to SYNC_OUT of the primary for clock timing.
1	PG1	MODE	O	Dual function pin. An open drain output that transitions low if VOSNS1 is outside a specified regulation window in dual output and single output primary configuration. In single output secondary mode configuration, this behaves as a mode pin to select between forced PWM (FPWM) mode and Diode Emulation Mode (DEM). Connect MODE of single output secondary to SYNC pin of single output primary to place them in the same mode of operation. For FPWM, connect MODE to VCC through a 10 kΩ resistor. For DEM connect to ground.
2	EN1	EN1	I	An active high input TPSM6440xx ($V_{OH} > 1.375$ V) enables Output 1 in dual output operation. When in single output operation, an active high input enables all phases in the system. When disabled, the TPSM6440xx is in shutdown mode. EN1 must never be floating.
3	BIAS & VOSNS1	BIAS & VOSNS1	I	Output voltage sense and input to internal voltage regulator. Connect to non-switching side of the inductor. Connect an optional high quality 0.1-μF capacitor from this pin to AGND for best performance.
4	FB1	FB1	I	Feedback input to channel 1 of the TPSM6440xx in dual output operation and feedback input to all channels in single output operation. Connect FB1 to VCC through a 10 kΩ resistor for a 5-V output or connect FB1 to AGND for a 3.3-V output. A resistive divider from the non-switching side of the inductor to FB1 sets the output voltage level between 0.8 V and 20 V. The regulation threshold at FB1 is 0.8 V. For lower output voltages use at least a 10 kΩ for the top of the resistor divider.
5	VCC	VCC	O	Internal regulator output. Used as supply to internal control circuits. Do not connect to any external loads. Connect a high quality 1-μF capacitor from this pin to AGND.
6	AGND	AGND	G	Analog ground connection. Ground return for the internal voltage reference and analog circuits.
7	RT	RT	I	Frequency programming pin. A resistor from RT to AGND sets the oscillator frequency between 100 kHz and 2.2 MHz.
8	FB2	SS	I	Dual function pin. When in dual output operation, the pin functions as FB2, feedback input to channel 2 of the TPSM6440xx. Connect FB2 to VCC through a 10 kΩ resistor for a 5-V output or connect FB2 to AGND for a 3.3-V output. A resistive divider from the non-switching side of the inductor to FB2 sets the output voltage level between 0.8 V and 20 V. For lower output voltages use at least a 10 kΩ for the top of the resistor divider. When in single output mode, the pin functions as SS. An external capacitor must be placed from SS to AGND for external soft-start of the output. Connect the SS pins of primary and secondaries for fault communication between devices.

表 5-1. Pin Functions (続き)

PIN			TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME			
	DUAL OUTPUT	SINGLE OUTPUT		
9	VOSNS2	COMP	I	Dual function pin. In dual output operation, the pin functions as VOSNS2 for the fixed 3.3-V and 5-V and adjustable output conditions. In single output operation, the pin is the output of the internal error amplifier.
10	EN2	EN2	I	An active high input (V _{OH} > 1.375 V) enables Output 2 in dual output operation. When in single output mode, EN2 of all TPSM6440xx must be connected together. An active high input enables all secondary phases in the system. When disabled, only one channel in the primary TPSM6440xx is active while all remaining phases are in shutdown mode. EN2 must never be floating.
11	CONFIG	CONFIG	I	Single or Dual output selection. Connect specific resistor values to the pin (refer to 表 7-1) to select number of phases, primary and secondary and dither options.
12	PG2	SYNC_OUT	O	Dual function pin. In dual output operation, this pin behaves as PG2, an open drain output that transitions low if VOSNS2 is outside a specified regulation window. In single output mode, the pin functions as SYNC_OUT and provides clock information from primary to secondary.
18, 19	VOUT2	VOUT	O	Output of module. Connect a high quality bypass capacitors from this pin to PGND.
20, 21	VOUT1	VOUT	O	Output of module. Connect a high quality bypass capacitors from this pin to PGND.
13, 26	PGND	PGND	G	Power ground to internal low side MOSFET. Connect to system ground. Low impedance connection must be provided to PGND1, PGND3 and PGND4. Connect a high quality bypass capacitors from this pin to VIN2.
28	PGND	PGND	G	Power ground and heat sink connection. Solder directly to system ground plane. Low impedance connection must be provided to other PGND pins.

(1) I = input, O = output, P = power, G = ground

6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Pin voltage	VIN1, VIN2 (transient)	−0.3	42	V
Pin voltage	SW1, SW2 (less than 10 ns transient)	−6	42	V
Pin voltage	SW1, SW2 (transient)	−0.3	42	V
Pin voltage	BOOT1 - SW1, BOOT2 - SW2	−0.3	5.5	V
Pin voltage	EN1, EN2	−0.3	42	V
Pin voltage	PG1, SYNC_OUT/PG2	−0.3	20	V
Pin voltage	SYNC/MODE, FB1, FB2/SS, CONFIG	−0.3	5.5	V
Pin voltage	BIAS/VOSNS1, COMP/VOSNS2	−0.3	22	V
Pin voltage	RT, VCC	−0.3	5.5	V
Pin voltage	PGND1/2/3/4 voltage differential	−1	2	V
Sink current	PG1, PG2		10	mA
T _J	Operating junction temperature TPSM64406E	−55	150	°C
T _J	Operating junction temperature TPSM64406 / TPSM64404	−40	150	°C
T _{stg}	Storage temperature	−55	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{VOSNS1/2}	Output Voltage range		0.8		16	V
V _{IN1/2}	Input supply voltage range	VIN1, VIN2	3		36	V
	Pin voltage	SW1, SW2	0		36	V
	Pin voltage	BOOT1, BOOT2	0		VIN + 3.3	V
	Pin voltage	BOOT1 – SW1, BOOT2 – SW2	0		3.3	V
	Pin voltage	VCC	0		3.3	V
F _{SW}	Frequency	Switching frequency range	300		2200	kHz
I _{OUT1/2}	Output current range		0		3	A
T _A	Ambient temperature TPSM64406E	Operating ambient temperature	−55		125	°C
T _A	Ambient temperature TPSM64404 / TPSM64406	Operating ambient temperature	−40		125	°C
T _J	Operating junction temperature		−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPSM6440X	UNIT
		RCH	
		28 PINS	
R _{θJA}	Junction-to-ambient thermal resistance (TPSM64406 EVM)	20	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	5.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Electrical Characteristics

T_J = –40°C to 125°C. Typical values are at T_J = 25°C and V_{IN} = 13.5 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
I _{Q(VIN-ST5p0)}	VIN quiescent current, single output mode Non-switching, V _{EN} = 2 V, V _{BIAS} = V _{VOSNS1} = 5 V + 10%, T _J = 125°C		25	45	μA
I _{Q(VIN-ST3p3)}	VIN quiescent current, single output mode Non-switching, V _{EN} = 2 V, V _{BIAS} = V _{VOSNS1} = 3.3 V + 10%, T _J = 125°C		15	35	μA
I _{Q(VIN-DT3p3)}	VIN quiescent current, dual output mode, BIAS = 3.3 V Non-switching, V _{EN} = 2 V, V _{BIAS} = V _{VOSNS1} = 3.3 V + 10%, V _{VOSNS2} = 5 V + 10%, T _J = 125°C		9	18	μA
I _{SD(VIN)}	VIN shutdown supply current V _{EN} = 0 V		1	8	μA
UVLO					
V _{INUVLO(R)}	VIN UVLO rising threshold V _{IN} rising		3.5	3.80	V
V _{INUVLO(F)}	VIN UVLO falling threshold V _{IN} falling		2.55	3	V
V _{INUVLO(H)}	VIN UVLO hysteresis	0.735	0.95	1.25	V
ENABLE					
V _{EN(R)}	EN1/2 voltage rising threshold EN1/2 rising, enable switching	1.125	1.25	1.375	V
V _{EN(F)}	EN1/2 voltage falling threshold EN1/2 falling, disable switching	0.8	0.9	1.0	V
V _{EN(H)}	EN1/2 voltage hysteresis	0.25	0.325	0.55	V
V _{EN(W)}	EN1/2 voltage wake-up threshold	0.4			V
I _{EN}	EN1/2 pin sourcing current post EN rising threshold V _{EN1/2} = V _{IN} = 13.5 V		0.6	400	nA
INTERNAL LDO					
V _{VCC}	Internal LDO output voltage V _{BIAS} ≥ 3.4 V, I _{VCC} ≤ 100 mA	2.7	3.1	3.7	V
I _{VCC}	Internal LDO short-circuit current limit V _{IN} = 13.5 V	100	377	880	mA
V _{VCC(UVLO-R)}	VCC UVLO rising threshold for Start-up	3.3	3.5	3.75	V
V _{VCC(UVLO-F)}	VCC UVLO falling threshold for Shutdown	2.3	2.5	2.7	V
REFERENCE VOLTAGE					
V _{FB1/2}	Dual output feedback voltages in adjustable output configuration	788	800	812	mV
V _{FB1_so}	Single Output mode FB voltage in adjustable output configuration	788	800	812	mV
I _{FB1/2(LKG)}	FB input leakage current in dual output configuration V _{FB1/2} = 0.8 V		10	250	nA
I _{FB1_so(LKG)}	FB input leakage current in single output configuration V _{FB} = 0.8 V		2	250	nA
FB _{Sel-5v0}	Voltage threshold for fixed 5.0 V setting	VCC-0.5			V
FB _{Sel-3v0}	Resistor for fixed 3.3 V setting			300	Ω
FB _{Sel-ext}	Minimum Thevenin Equivalent resistance of external FB divider option to select adjustable output voltage.	4			kΩ
ERROR AMPLIFIER					
g _{m-S1}	EA transconductance - single output mode V _{FB1} = V _{COMP}	625	888	1300	μS
I _{COMP(src)}	EA source current - single output mode V _{COMP} = 1 V, V _{FB1} = 0.4 V	92.5	200	400	μA
I _{COMP(sink)}	EA sink current - single output mode V _{COMP} = 1 V, V _{FB1} = 1.2 V	94.5	200	500	μA

$T_J = -40^{\circ}\text{C}$ to 125°C . Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{IN} = 13.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHING FREQUENCY						
$f_{SW1(\text{FCCM})}$	Switching frequency, FCCM operation	$R_{RT} = 7.15\text{ k}\Omega$ to AGND	1.9	2.1	2.3	MHz
$f_{SW2(\text{FCCM})}$	Switching frequency, FCCM operation	$R_{RT} = 39.2\text{ k}\Omega$ to AGND	360	400	450	kHz
$f_{\text{ADJ}(\text{FCCM})}$	Adjustable switching frequency range	R_{RT} resistor from $6.81\text{ k}\Omega$ to $158\text{ k}\Omega$ to AGND	0.1		2.2	MHz
$f_{\text{SS}(\text{int})}$	Spread Spectrum switching frequency range	$R_{RT} = 7.15\text{ k}\Omega$, $R_{\text{CONFIG}} = 73.2\text{ k}\Omega$		10%		
SYNCHRONIZATION						
$V_{IH(\text{sync})}$	SYNCIN High-level threshold			1.35	1.6	V
$V_{IL(\text{sync})}$	SYNCIN Low-level threshold		0.65	0.95		V
$V_{OH(\text{sync})}$	Sync output high voltage minimum	10 mA load	1.6	2.6		V
$V_{OL(\text{sync})}$	Sync output low voltage maximum	10 mA load		0.34	0.68	V
$f_{\text{SYNC-2p1}}$	Frequency sync range around 2.1 MHz	$R_{RT} = 7.15\text{ k}\Omega$ to AGND	1.7	2.1	2.4	MHz
$f_{\text{SYNC-0p4}}$	Frequency sync range around 400 kHz	$R_{RT} = 39.2\text{ k}\Omega$ to AGND	320	400	480	kHz
$t_{\text{SYNC}(\text{min})}$	Minimum pulse width of external synchronization signal above $V_{IH(\text{sync})}$		100			ns
$t_{\text{SYNC}(\text{max})}$	Minimum width of low external synchronization signal below $V_{IL(\text{sync})}$		100			ns
$t_{\text{SYNC-SW}(\text{delay})}$	Delay from SYNC rising edge to SW rising edge - single output mode - secondary			90	130	ns
STARTUP						
$t_{\text{SS}(\text{R})}$	Internal fixed soft-start time - dual output mode	From $V_{\text{VOSNS}1/2} = 0\%$ (first SW pulse) to $V_{\text{VOSNS}1/2} = 90\%$	2.7	4.5	7	ms
$t_{\text{SS_Lockout}(\text{R})}$	Time from first SW1/2 pulse to enable FPWM mode if output not in regulation - dual output mode		7	13	32	ms
$I_{\text{SS}(\text{R})}$	Soft-start charge current - single output mode	$V_{\text{SS}} = 0\text{ V}$	15	20	25	μA
$R_{\text{SS}(\text{F})}$	Soft-start discharge resistance - single output mode			10	27	Ω
t_{EN}	EN1 (Single output mode) or EN1/EN2 (whichever first in dual output mode) HIGH to start of switching delay			687	900	μs
POWER STAGE						
$R_{\text{DS(on)}(\text{HS})}$	High-side MOSFET on-resistance	$V_{\text{BOOT-SW}} = 3.3\text{ V}$, $I_{\text{OUT}} = 1\text{ A}$		37	75	m Ω
$R_{\text{DS(on)}(\text{LS})}$	Low-side MOSFET on-resistance	$V_{\text{VCC}} = 3.3\text{ V}$, $I_{\text{OUT}} = 1\text{ A}$		23.9	50	m Ω
$t_{\text{ON}(\text{min})}$	Minimum ON pulse width	$V_{\text{IN}} = 20\text{ V}$, $I_{\text{OUT}} = 2\text{ A}$		40	62	ns
$t_{\text{ON}(\text{max})}$	Maximum ON pulse width (dual output, single output primary)	$R_{RT} = 7.15\text{ k}\Omega$	5	8	12	μs
$t_{\text{ON}(\text{max})}$	Maximum ON pulse width (Single output secondary)	$R_{RT} = 7.15\text{ k}\Omega$		16	25	μs
$t_{\text{OFF}(\text{min})}$	Minimum OFF pulse width	$V_{\text{IN}} = 4\text{ V}$		70	110	ns
OVERCURRENT PROTECTION						
$I_{\text{HS}(\text{OC1})}$	High-side peak current limit TPSM64404	Peak current limit on HS FET when Duty Cycle approaches 0%		4.76		A
$I_{\text{HS}(\text{OC2})}$	High-side peak current limit TPSM64406	Peak current limit on HS FET when Duty Cycle approaches 0%	4.6	5.5	6.8	A
$I_{\text{LS}(\text{OC1})}$	Low-side valley current limit TPSM64404	Valley current limit on LS FET		3.2		A
$I_{\text{LS}(\text{OC2})}$	Low-side valley current limit TPSM64406	Valley current limit on LS FET	2.8	3.7	4.5	A
$I_{\text{LS2}(\text{NOC})}$	Low-side negative current limit TPSM64406	Sinking current limit on LS FET	2	2.8	3.6	A
$I_{\text{LPEAK1}(\text{min-0})}$	Minimum peak inductor current at minimum duty cycle TPSM64404	$V_{\text{VCC}} = 3.3\text{ V}$, $t_{\text{pulse}} \leq 100\text{ ns}$		0.71		A
$I_{\text{LPEAK1}(\text{min-100})}$	Minimum peak inductor current at maximum duty cycle TPSM64404	$V_{\text{VCC}} = 3.3\text{ V}$, $t_{\text{pulse}} \geq 1\text{ }\mu\text{s}$		0.19		A
$I_{\text{LPEAK2}(\text{min-0})}$	Minimum peak inductor current at minimum duty cycle TPSM64406	$V_{\text{VCC}} = 3.3\text{ V}$, $t_{\text{pulse}} \leq 100\text{ ns}$	0.5	0.79	1.1	A

$T_J = -40^{\circ}\text{C}$ to 125°C . Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{IN} = 13.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{L\text{-PEAK2(min-100)}}$	Minimum peak inductor current at maximum duty cycle TPSM64406	$V_{VCC} = 3.3\text{ V}$, $t_{\text{pulse}} \geq 1\text{ }\mu\text{s}$	0.25	0.3	0.35	A
$V_{\text{Hiccup-FB}}$	Hiccup threshold on FB pin - dual output mode, adjustable output option	HS FET On-time > 165 ns	0.25	0.3	0.35	V
$t_{\text{Hiccup-1}}$	Wait time before entering Hiccup - single and dual output mode		126	128	130	Curent Limit cycles
$t_{\text{Hiccup-2}}$	Hiccup time before re-start		50	88		ms
POWER GOOD						
$V_{\text{PGTH-1}}$	Power Good threshold (PG1/2)	PGOOD low, $V_{\text{VOSNS1/2}}$ rising	93%	95%	97%	
$V_{\text{PGTH-2}}$	Power Good threshold (PG1/2)	PGOOD high, $V_{\text{VOSNS1/2}}$ falling	92%	94%	96%	
$V_{\text{PGTH-3}}$	Power Good threshold (PG1/2)	PGOOD high, $V_{\text{VOSNS1/2}}$ rising	105%	107%	110%	
$V_{\text{PGTH-4}}$	Power Good threshold (PG1/2)	PGOOD low, $V_{\text{VOSNS1/2}}$ falling	104%	106%	109%	
$t_{\text{PGOOD(R)}}$	PG1/2 delay from $V_{\text{VOSNS1/2}}$ valid to PGOOD high during start-up	$V_{\text{VOSNS1/2}} = 3.3\text{ V}$	1.5	2.1	3	ms
$t_{\text{PGOOD(F)}}$	PG1/2 delay from $V_{\text{VOSNS1/2}}$ invalid to PGOOD low	$V_{\text{VOSNS1/2}} = 3.3\text{ V}$	25	40	70	μs
$I_{\text{PG(LKG)}}$	PG1/2 pin leakage current when open drain output is high	$V_{\text{PG}} = 3.3\text{ V}$			0.075	μA
$V_{\text{PG-D(LOW)}}$	PG pin output low-level voltage for both channels	$I_{\text{PG}} = 1\text{ mA}$, $V_{\text{EN}} = 0\text{ V}$.			400	mV
$R_{\text{PG-1}}$	Pull down MOSFET resistance	$I_{\text{PG}} = 1\text{ mA}$, $V_{\text{EN}} = 3.3\text{ V}$.		30	90	Ω
$V_{\text{IN(PG_VALID)}}$	Minimum VIN for valid PG output	Pull up resistance on PG - $R_{\text{PG}} = 10\text{ k}\Omega$, Voltage Pull up on PG - $V_{\text{PULLUP_PG}} = 3\text{ V}$, $V_{\text{PG-D (LOW)}} = 0.4\text{ V}$	0.45		1.2	V
THERMAL SHUTDOWN						
$T_{\text{J(SD)}}$	Thermal shutdown threshold ⁽¹⁾	Temperature rising	160	170	180	$^{\circ}\text{C}$
$T_{\text{J(HYS)}}$	Thermal shutdown hysteresis ⁽¹⁾			10		$^{\circ}\text{C}$

(1) Specified by design.

6.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^{\circ}\text{C}$ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C . These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT VOLTAGE						
	Load and Line Regulation on VOUT1(3.3 V) - single and dual output mode	$V_{\text{BIAS/VOSNS1}} = 3.3\text{ V}$, $V_{\text{VOSNS2}} = 5\text{ V}$ (dual output mode), $V_{\text{IN}} = 3.8\text{ V}$ to 36 V , $I_{\text{OUT}} = 0\text{ A}$ to full load, FPWM Mode		5		mV
	Load and Line Regulation on VOUT1(5 V) - single and dual output mode	$V_{\text{BIAS/VOSNS1}} = 5\text{ V}$, $V_{\text{VOSNS2}} = 3.3\text{ V}$ (dual output mode), $V_{\text{IN}} = 6\text{ V}$ to 36 V , $I_{\text{OUT}} = 0\text{ A}$ to full load, FPWM Mode		5		mV
	Load and Line Regulation on VOUT1(3.3 V) - single and dual output mode	$V_{\text{BIAS/VOSNS1}} = 3.3\text{ V}$, $V_{\text{VOSNS2}} = 5\text{ V}$ (dual output mode), $V_{\text{IN}} = 3.8\text{ V}$ to 36 V , $I_{\text{OUT}} = 0\text{ A}$ to full load, PFM Mode		60		mV
	Load and Line Regulation on VOUT1(5 V) - single and dual output mode	$V_{\text{BIAS/VOSNS1}} = 5\text{ V}$, $V_{\text{VOSNS2}} = 3.3\text{ V}$ (dual output mode), $V_{\text{IN}} = 6\text{ V}$ to 36 V , $I_{\text{OUT}} = 0\text{ A}$ to full load, PFM Mode		70		mV
$D_{\text{MAX(ffb)}}$	Maximum switch duty cycle	$V_{\text{IN}} = 3.3\text{ V}$, $V_{\text{VOSNS1}} = 3.3\text{ V}$, $I_{\text{OUT}} = 2\text{ A}$, frequency foldback		99%		
D_{MAX}	Maximum switch duty cycle	$V_{\text{IN}} = 6\text{ V}$, $V_{\text{VOSNS1}} = 5\text{ V}$, $I_{\text{OUT}} = 2\text{ A}$, $f_{\text{sw}} = 1\text{ MHz}$		88%		
EFFICIENCY						
	Efficiency on VOUT1(5 V) - dual output mode	$V_{\text{BIAS/VOSNS1}} = 5\text{ V}$, $V_{\text{VOSNS2}} = 3.3\text{ V}$, $V_{\text{IN}} = 12\text{ V}$, $I_{\text{OUT}} = 3\text{ A}$, $f_{\text{sw}} = 1\text{ MHz}$		91.5%		

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^\circ\text{C}$ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^\circ\text{C}$ to 125°C . These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Efficiency on VOUT2(3.3 V) - dual output mode	$V_{\text{BIAS/VOSNS1}} = 5\text{ V}$, $V_{\text{VOSNS2}} = 3.3\text{ V}$, $V_{\text{IN}} = 12\text{ V}$, $I_{\text{OUT}} = 3\text{ A}$, $f_{\text{sw}} = 1\text{ MHz}$		88%		
	Efficiency - single output mode	$V_{\text{BIAS/VOSNS1}} = 5\text{ V}$, $V_{\text{IN}} = 12\text{ V}$, $I_{\text{OUT}} = 6\text{ A}$, $f_{\text{sw}} = 2.1\text{ MHz}$		91%		

6.7 Typical Characteristics

Unless otherwise specified, $V_{IN} = 13.5\text{ V}$.




図 6-1. Feedback Voltage




図 6-2. Shutdown Supply Current




図 6-3. High-side and Low-side Switches R_{DS_ON}




図 6-4. High-side and Low-side Current Limits
TPSM64406

7 Detailed Description

7.1 Overview

The TPSM64406 is an easy-to-use, synchronous buck DC/DC power module designed for a wide variety of applications where reliability, small design size, and low EMI signature are of paramount importance. With integrated power MOSFETs, a buck inductor, and PWM controller, the TPSM64406 operates over an input voltage range of 3 V to 36 V with transients as high as 42 V. The module delivers up to 3-A per phase DC load current with high conversion efficiency and ultra-low input quiescent current in a very small footprint. Control loop compensation is not required for dual out configuration, reducing design time and external component count for multiple output voltages.

Due to a programmable switching frequency from 300 kHz to 2.2 MHz using the RT pin, the TPSM64406 has a very wide range adjustable output voltage even with a fixed inductor.

Several EMI reduction features are included in the module.

- Integrated high-frequency capacitor layouts minimize parasitic inductance, switch-voltage ringing, and radiated field coupling
- Dual-random spread spectrum (DRSS) modulation reduces peak emissions
- Clock synchronization and FPWM mode enable constant switching frequency across the load current range
- Integrated power MOSFETs with enhanced gate drive control enable low-noise PWM switching


Together, these features significantly reduce EMI filtering requirements, while helping to meet CISPR 11 and CISPR 32 Class B EMI limits for conducted and radiated emissions.

The TPSM64406 module also includes inherent protection features for robust system requirements:

- An open-drain PGOOD indicator for power-rail sequencing and fault reporting
- Precision enable input with hysteresis, providing
 - Programmable line undervoltage lockout (UVLO)
 - Remote ON and OFF capability
- Internally fixed output-voltage soft start with monotonic start-up into prebiased loads in two output mode
- Externally adjustable soft start with monotonic start-up into prebiased loads in single output mode
- Hiccup-mode overcurrent protection with cycle-by-cycle peak and valley current limits
- Thermal shutdown with automatic recovery

Leveraging a pin arrangement designed for simple [layout](#) that requires only a few external components, the TPSM64406 is specified to maximum junction temperatures of 125°C. See [typical thermal performance](#) to estimate suitability in a given ambient environment.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Voltage Range (VIN1, VIN2)

With a steady-state input voltage range from 3 V to 36 V, the TPSM64406 module is intended for step-down conversions from typical 12-V, 24-V, and 28-V input supply rails. The schematic circuit in [Figure 7-1](#) shows all the necessary components to implement a TPSM64406-based buck regulator using a single input supply.




Figure 7-1. TPSM64406 Schematic Diagram With Input Voltage Operating Range of 3 V to 36 V

The minimum input voltage required for start-up is 3.7 V. Take extra care to make sure that the voltage at the VIN pins of the module (VIN1 and VIN2) does not exceed the absolute maximum voltage rating of 42 V during line or load transient events. Voltage ringing at the VIN pins that exceeds the Absolute Maximum Ratings can damage the IC.

7.3.2 Enable EN Pin and Use as V_{IN} UVLO

Apply a voltage less than 0.25 V to the EN1 pin to put the TPSM6440X into shutdown mode. In shutdown mode, the quiescent current drops to 0.5 μ A (typical). Above this voltage but below the lower EN threshold, VCC is active but switching on SW1 and SW2 remains inactive. After EN1 is above V_{EN} , the SW1 becomes active. EN2 controls switching on the second output SW2. In dual output configuration EN2 can be used to independently turn off the second output voltage, but does not control when the device enters shutdown mode. In single-output multiphase configuration EN1 on primaries and secondaries must be tied together. In single output configuration EN1 must not be used to disable the secondary devices for phase shedding. EN2 of the

primary and secondaries must be tied together and can be used to shut down the secondary phases. The very high efficiency of the device in PFM operation eliminates the need to phase shed in most designs as phase of the secondaries is controlled even under PFM operation.

The EN terminals can not be left floating. The simplest method to enable the operation is to connect the EN pins to VIN. This action allows the self-start-up of the device when VIN drives the internal VCC above the UVLO level. However, many applications benefit from employing an enable divider string, which establishes a precision input undervoltage lockout (UVLO). The precision UVLO can be used for the following:

- Sequencing
- Preventing the device from retriggering when used with long input cables
- Reducing the occurrence of deep discharge of a battery power source

Note that EN thresholds are accurate. The rising enable threshold has a 10% tolerance. Hysteresis is enough to prevent retriggering upon shutdown of the load (approximately 38%). The external logic output of another IC can also be used to drive the EN terminals, allowing system power sequencing.




FIG 7-2. VIN UVLO Using the EN Pin

Resistor values can be calculated using the following equations.

$$R_{ENB} = R_{ENT} \times \left(\frac{V_{EN(R)}}{V_{IN(on)} - V_{EN(R)}} \right) \quad (1)$$

$$V_{OFF} = V_{IN(on)} \times (1 - V_{EN(H)}) \quad (2)$$

where

- $V_{ON} = V_{IN}$ turn-on voltage
- $V_{OFF} = V_{IN}$ turn-off voltage

7.3.3 CONFIG Device Configuration Pin

Several features are included to simplify compliance with CISPR 25 and automotive EMI requirements. To reduce input capacitor ripple current and EMI filter size, the device can be configured to operate in a stack of either two, four, or six phases with corresponding phase shift interleave operation based on the number of phases. For example, in a 4-phase setup, a 90° out-of-phase clock output setup works well for cascaded, multichannel, or multiphase power stages. Resistor-adjustable switching frequency as high as 2.2 MHz can be synchronized to an external clock source to eliminate beat frequencies in noise-sensitive applications. Optional spread spectrum modulation further improves the EMI signature.

The CONFIG terminal is used to set up the device for either dual output or single output multiphase operation. The spread spectrum can also be turned on and off with different resistor values.

表 7-1. R_{CONFIG} Resistor Selection

R _{CONFIG} (kΩ)	Mode	Spread Spectrum
0	Dual output	No
9.53	2 phase primary	No
19.1	4 phase primary	No
29.4	6 phase primary	No
41.2	Secondary	N/A
56.2	2 phase primary	Yes
73.2	4 phase primary	Yes
93.1	6 phase primary	Yes
121	Dual output	Yes

When configured in single output multiphase operation, the VOSNS2 pin becomes the output of the error amplifier (COMP) and a resistor and capacitor are needed at this pin to compensate the control loop. $R_C = 11 \text{ k}\Omega$, $C_C = 2.2 \text{ nF}$ can be used in initial evaluation for many designs. Increasing the resistance results in higher loop gain and tends to require proportionately larger output capacitors. Decreasing the capacitance increases the loop response of the device, resulting in faster transients but can lower phase margin at the cross-over frequency and can require adjustments to the output capacitance. 表 7-2 provides several settings for different output configurations.

表 7-2. Typical Bill of Materials

MODE	V _{OUT1}	V _{OUT2}	FREQUENCY	C _{OUT} EACH PHASE	C _{IN} + C _{HF} EACH PHASE	R _C	C _C
DUAL	3.3 V	5 V	500 kHz	47 + 22 μF	2 $\times$ 10 μF + 1 $\times$ 100 nF	INTERNAL	INTERNAL
DUAL	3.3 V	5 V	2100 kHz	2 $\times$ 22 μF	1 $\times$ 10 μF + 1 $\times$ 100 nF	INTERNAL	INTERNAL
SINGLE	3.3 V	3.3 V	500 kHz	47 + 22 μF	2 $\times$ 10 μF + 1 $\times$ 100 nF	11 kΩ	2.2 nF
SINGLE	5 V	5 V	2100 kHz	2 $\times$ 22 μF	1 $\times$ 10 μF + 1 $\times$ 100 nF	11 kΩ	2.2 nF




図 7-3. High-efficiency, Single Output 2-Phase Step-down Converter



7.3.4 Adjustable Switching Frequency

The frequency is set using a resistor on the RT pin. A resistor to AGND is used to set the adjustable operating frequency. See below for resistor values. A resistor value that falls outside of the recommended range can cause the device to stop switching. Do not apply a pulsed signal to this pin to force synchronization. If synchronization is needed, see the SYNC pin.

$$R_T[k\Omega] = \left(\frac{16.4}{f_{SW}[MHz]} - 0.633 \right) \quad (3)$$

For example, for $f_{SW} = 400$ kHz, $R_T = (16.4 / 0.4) - 0.633 = 40.37$, so a 40.2-k Ω resistor is selected as the closest choice.

表 7-3. Typical R_T values

R_T (k Ω)	Frequency (kHz)
6.81	2206
7.15	2106
15.4	1005
31.6	497.4
39.2	402
158	101




図 7-6. Setting Clock Frequency

7.3.5 Spread Spectrum

Spread spectrum is configurable using the CONFIG pin. Spread spectrum eliminates peak emissions at specific frequencies by spreading these peaks across a wider range of frequencies than a part with fixed-frequency operation. The TPSM6440X implements a modulation pattern designed to reduce low frequency-conducted emissions from the first few harmonics of the switching frequency. The pattern can also help reduce the higher harmonics that are more difficult to filter, which can fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The TPSM6440X uses a $\pm 10\%$ (typical) spread of frequencies which can spread energy smoothly across the FM and TV bands. The device implements

Dual Random Spread Spectrum (DRSS). DRSS is a combination of a triangular frequency spreading pattern and pseudo-random frequency hopping. The combination allows the spread spectrum to be very effective at spreading the energy at the following:

- Fundamental switching harmonic with slow triangular pattern
- High frequency harmonics with additional pseudo-random jumps at the switching frequency

The advantage of DRSS is the equivalent harmonic attenuation in the upper frequencies with a smaller fundamental frequency deviation. This feature reduces the amount of input current and output voltage ripple that is introduced at the modulating frequency.

The spread spectrum is only available while the clocks of the TPSM6440X are free running at the natural frequency. Any of the following conditions overrides the clock and can interfere with spread spectrum:

- The clock is slowed due to operation at low input voltage. This is operation in dropout.
- The clock is slowed under light load in auto mode. Note that if the device is operating in FPWM mode, spread spectrum is active, even if there is no load.
- The clock is slowed due to high input-to-output voltage ratio. This mode of operation is expected if on-time reaches minimum on-time. See the [セクション 6.5](#).
- The clock is synchronized with an external clock.

7.3.6 Adjustable Output Voltage (FB)

The TPSM64406 has an adjustable output voltage range from 0.8 V up to a maximum of 16 V or slightly less than V_{IN} , whichever is lower. Setting the output voltage requires two feedback resistors, designated as R_{FBT} and R_{FBB} in [図 7-1](#). The reference voltage at the feedback (FB) pin is set at 0.8 V with a feedback system accuracy over the full junction temperature range of $\pm 1\%$. The junction temperature range for the device is -40°C to 125°C .

Calculate the value for R_{FBB} using [式 4](#) below based on a recommended value for R_{FBT} of 100 k Ω .

$$R_{FBB}(\text{k}\Omega) = \frac{R_{FBT}(\text{k}\Omega)}{\frac{V_{OUT}}{0.8} - 1} \quad (4)$$

[表 7-4](#) lists the standard resistor values for several output voltages and the recommended switching frequency range to maintain reasonable peak-to-peak inductor ripple current. This table also includes the minimum required output capacitance for each output voltage setting to maintain stability. The capacitances as listed represent *effective* values for ceramic capacitors derated for DC bias voltage and temperature. Furthermore, place a feedforward capacitor, C_{FF} , in parallel with R_{FBT} to increase the phase margin when the output capacitance is close to the minimum recommended value.

表 7-4. Standard R_{FBT} Values, Recommended F_{SW} Range and Minimum C_{OUT}

V_{OUT} (V)	R_{FBT} (k Ω) ⁽¹⁾	R_{FBB} (k Ω) ⁽¹⁾	SUGGESTED F_{SW} RANGE (kHz)	$C_{OUT}(\text{min})$ (μF), Per Phase (EFFECTIVE)	BOM ⁽²⁾	C_{FF} (pF)
0.8	10	Open	300 to 700	470	1 $\times$ 47 μF (6.3 V), 1 $\times$ 470 μF (2.5 V)	—
1.8	12.4	10	300 to 1000	125	3 $\times$ 47 μF (6.3 V), 1 $\times$ 22 μF (6.3 V)	330
3.3	31.2	10	500 to 1300	64	4 $\times$ 22 μF (10 V)	Internal
5	52.3	10	700 to 2100	64	4 $\times$ 22 μF (10 V)	Internal
9	105	10	1200 to 2100	40	3 $\times$ 22 μF (16 V)	4.7
12	140	10	1700 to 2100	30	1 $\times$ 22 μF (25 V), 1 $\times$ 50 μF (25 V)	10
16	190	10	1900 to 2100	20	1 $\times$ 22 μF (25 V), 1 $\times$ 50 μF (25 V)	—

(1) $R_{FBT} = 100 \text{ k}\Omega$.

(2) Refer to [表 7-6](#) for the output capacitor list.

Note that higher feedback resistances consume less DC current. However, an upper R_{FBT} resistor value higher than 1 M Ω renders the feedback path more susceptible to noise. Higher feedback resistances generally require more careful layout of the feedback path. Make sure to locate the feedback resistors close to the FB and AGND pins, keeping the feedback trace as short as possible (and away from noisy areas of the PCB). See [Layout Example](#) guidelines for more detail.

7.3.7 Input Capacitors

Input capacitors are necessary to limit the input ripple voltage to the module due to switching-frequency AC currents. TI recommends using ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. [式 5](#) gives the input capacitor RMS current. The highest input capacitor RMS current occurs at $D = 0.5$, at which point the RMS current rating of the capacitors must be greater than half the output current.

$$I_{CIN,rms} = \sqrt{D \times \left(I_{OUT}^2 \times (1 - D) + \frac{\Delta I_L^2}{12} \right)} \quad (5)$$

where

- $D = V_{OUT} / V_{IN}$ is the module duty cycle.

Ideally, the DC and AC components of input current to the buck stage are provided by the input voltage source and the input capacitors, respectively. Neglecting inductor ripple current, the input capacitors source current of amplitude $(I_{OUT} - I_{IN})$ during the D interval and sink I_{IN} during the $1 - D$ interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. The resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, [式 6](#) gives the peak-to-peak ripple voltage amplitude:

$$\Delta V_{IN} = \left(\frac{I_{OUT} \times D \times (1 - D)}{F_{SW} \times C_{IN}} + I_{OUT} \times R_{ESR} \right) \quad (6)$$

[式 7](#) gives the input capacitance required for a particular load current:

$$C_{IN} \geq \left(\frac{I_{OUT} \times D \times (1 - D)}{F_{SW} \times (\Delta V_{IN} - I_{OUT} \times R_{ESR})} \right) \quad (7)$$

where

- ΔV_{IN} is the input voltage ripple specification.

The TPSM64406 requires a minimum of two 10- μ F ceramic input capacitors, preferably with X7R or X7S dielectric and in 1206 or 1210 footprint. Additional capacitance can be required for applications to meet conducted EMI specifications, such as CISPR 11 or CISPR 32.

[表 7-5](#) includes a preferred list of capacitors by vendor. To minimize the parasitic inductance in the switching loops, position the ceramic input capacitors in a symmetrical [layout](#) close to the VIN1 and VIN2 pins and connect the capacitor return terminals to the PGND pins using a copper ground plane under the module.

表 7-5. Recommended Ceramic Input Capacitors

VENDOR ⁽¹⁾	DIELECTRIC	PART NUMBER	CASE SIZE	CAPACITANCE (μ F) ⁽²⁾	RATED VOLTAGE (V)
TDK	X7R	C3216X7R1H106K160AC	1206	10	50
Murata	X7S	GCM32EC71H106KA03K	1210	10	50
AVX	X7R	12105C106MAT2A	1210	10	50
Murata	X7R	GRM32ER71H106KA12L	1210	10	50

- (1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table. See *Third Party Products Disclaimer*.
- (2) Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature).

As discussed in [Power Supply Recommendations](#), an electrolytic bulk capacitance (68 μF to 100 μF) provides low-frequency filtering and parallel damping to mitigate the effects of input parasitic inductance resonating with the low-ESR, high-Q ceramic input capacitors.

7.3.8 Output Capacitors

表 7-4 lists the TPSM64406 minimum amount of required output capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors in particular, the package size, voltage rating, and dielectric material contribute to differences between the standard rated value and the actual effective value of the capacitance.

When including additional capacitance above $C_{\text{OUT}(\text{min})}$, the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two. See 表 7-6 for a preferred list of output capacitors by vendor.

表 7-6. Recommended Ceramic Output Capacitors

VENDOR ⁽¹⁾	DIELECTRIC	PART NUMBER	CASE SIZE	CAPACITANCE (μF) ⁽²⁾	VOLTAGE (V)
Murata	X7R	GRM31CZ71C226ME15L	1206	22	16
TDK	X7R	C3225X7R1C226M250AC	1210	22	16
Murata	X7R	GRM32ER71C226KEA8K	1210	22	16
TDK	X6S	C3216X6S1E226M160AC	1206	22	25
AVX	X7R	12103C226KAT4A	1210	22	25
Murata	X7R	GRM32ER71E226ME15L	1210	22	25
AVX	X7R	1210ZC476MAT2A	1210	47	10
Murata	X7R	GRM32ER71A476ME15L	1210	47	10
Murata	X6S	GRM32EC81C476ME15L	1210	47	16
TDK	X6S	C3216X6S0G107M160AC	1206	100	4
Murata	X6T	GRM31CD80J107MEA8L	1206	100	6.3
Murata	X7S	GRM32EC70J107ME15L	1210	100	6.3

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in the table. See *Third Party Products Disclaimer*.

(2) Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature).

7.3.9 SYNC Allows Clock Synchronization and Mode Selection

The SYNC pin can be used to select forced pulse width modulation (FPWM) or pulse frequency modulation (PFM). In FPWM the switching frequency remains constant at lighter output currents. In PFM the low-side FET is turned off when the inductor current goes negative and the frequency is reduced to improve efficiency under light-load conditions. Connect SYNC to AGND to enable PFM. Connect SYNC to VCC to operate the TPSM6440X in FPWM mode with continuous conduction at light loads.

The SYNC pin can also be used to synchronize the internal oscillator to an external clock. When synchronized to an external clock, the TPSM6440X operates in FPWM. The internal oscillator can be synchronized to a positive edge into the SYNC pin. The coupled edge voltage at the SYNC pin must exceed the SYNC amplitude threshold of V_{SYNCDH} to trip the internal synchronization pulse detector. The minimum SYNC rising pulse and falling pulse durations must be longer than $t_{\text{PULSE_H}}$ and $t_{\text{PULSE_L}}$ respectively. The TPSM6440X switching action can be synchronized to an external clock from 200 kHz to 2.2 MHz. When synchronizing to an external clock, the R_T pin must be used to set the internal frequency to a value close to that of the external clock. This action prevents large frequency changes in the event of loss of synchronization. This action is also used to set the slope compensation for secondary devices.

In single-output two-phase operation, the PG2/SYNC-OUT terminal of the primary can be left floating as clock information is shared internally.

In single-output four-phase operation, the PG2/SYNC-OUT terminal of the primary must be connected to the SYNC pin of the secondary to clock all four phases 90 degrees out of phase.

In single-output six-phase operation, the PG2/SYNC-OUT terminal of the primary must be connected to the SYNC pin of the secondary device. The PG2/SYNC-OUT terminal of the secondary must be connected to the SYNC pin of the tertiary device. In this way, the devices operate all six phases 60 degrees out of phase.





図 7-7. Typical Implementation Allowing Synchronization Using the SYNC/MODE Pin



This image shows the conditions needed for detection of a synchronization signal.

図 7-8. Typical SYNC/MODE Waveform

7.3.10 Power-Good Output Voltage Monitoring

While the PG1/PG2 of the TPSM6440X resembles a standard power-good function, the functionality is designed to replace a discrete reset IC, reducing BOM cost. There are three major differences between the PG function and the normal power-good function seen in most regulators:

- A delay has been added for release of reset. See 表 7-7.
- PG output signals a fault (pulls the output to ground) while the part is disabled.
- PG continues to operate with input voltage as low as 1.2 V. Below this input voltage, PG output can be high impedance.

For dual output configuration ($R_{\text{CONFIG}} = 0$ or $121 \text{ k}\Omega$), The PG1 is an open-drain and must be tied through a resistor to an external voltage, and pulls low if the monitors on FB1 or VOSNS1 trip. The PG2 flag is configured in the same manner as PG1 and monitors the second output at either FB2 or VOSNS2.

For single-output multiphase operation ($9.53 \text{ k}\Omega < R_{\text{CONFIG}} < 93.1 \text{ k}\Omega$), PG2 is re-configured as SYNC-OUT to provide a phase shifted clock to the secondary devices. In this configuration, the PG2/SYNC-OUT terminal of the primary device can be left floating for dual phase operation or tied to the SYNC pin of the secondary device for more than four-phases. For six-phase operation the PG2/SYNC-OUT pin of the secondary device is connected to the SYNC pin of the tertiary device.




図 7-9. PG Static Voltage Thresholds




図 7-10. PG Timing Diagram (Excludes OV Events)

表 7-7. Conditions that Cause PG to Signal a Fault (Pull Low)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH $t_{\text{RESET_ACT}}$ MUST PASS BEFORE RESET OUTPUT IS RELEASED)
FB below $V_{\text{RESET_UV}}$ for longer than $t_{\text{RESET_FILTER}}$	FB above $V_{\text{RESET_UV}} + V_{\text{RESET_HYST}}$ for longer than $t_{\text{RESET_FILTER}}$
FB above $V_{\text{RESET_OV}}$ for longer than $t_{\text{RESET_FILTER}}$	FB below $V_{\text{RESET_OV}} - V_{\text{RESET_HYST}}$ for longer than $t_{\text{RESET_FILTER}}$
Junction temperature exceeds $T_{\text{SD_R}}$	Junction temperature falls below $T_{\text{SD_F}}$ ⁽¹⁾
EN low	t_{EN} passes after EN becomes high ⁽¹⁾
VIN falls low enough so that VCC falls below $V_{\text{CC_UVLO}} - V_{\text{CC_UVLO_HYST}}$. This value is called $V_{\text{IN_OPERATE}}$.	Voltage on VIN is high enough so that VCC pin exceed $V_{\text{CC_UVLO}}$ ⁽¹⁾

(1) As an additional operational check, PG remains low during soft start. Soft start is defined as until the lesser of either full output voltage reached or t_{SS2} has passed since initiation. This definition is true even if all other conditions in this table are met and $t_{\text{RESET_ACT}}$ has passed. Lockout during soft start does not require $t_{\text{RESET_ACT}}$ to pass before PG is released.

The threshold voltage for the PG function is specified to take advantage of the availability of the internal feedback threshold to the PG circuit. This allows a maximum threshold of 96.5% of selected output voltage to be specified at the same time as 96% of actual operating point. The net result is a more accurate reset function while expanding the system allowance for transient response. See the output voltage error stack-up comparison in 図 7-11.

In addition to signaling a fault upon overvoltage detection (FB above $V_{\text{RESET_OV}}$), the switch node is shut down and a small, approximately 1-mA pulldown is applied to the SW node.




図 7-11. Reset Threshold Voltage Stack-up

The PG signal can be used for start-up sequencing of downstream regulators, as shown in the following figure, or for fault protection and output monitoring.




図 7-12. TPSM64406 Sequencing Implementation Using PG and EN

7.3.11 Bias Supply Regulator (VCC, VOSNS)

VCC is the output of the internal LDO sub-regulator used to supply the control circuits of the TPSM64406. The nominal VCC voltage is 3.3 V. The VOSNS pin is the input to the internal LDO. Connect this input to V_{OUT} to provide the lowest possible input supply current. If the VOSNS voltage is less than 3.1 V, VIN1 and VIN2 directly power the internal LDO.

To prevent unsafe operation, VCC has UVLO protection that prevents switching if the internal voltage is too low. See V_{CC_UVLO} and V_{CC_UVLO_HYS} in the [セクション 6.5](#).

VCC must not be used to power external circuitry. Do not load VCC or short VCC to ground. VOSNS is an optional input to the internal LDO. Connect an optional high quality 0.1-μF to 1-μF capacitor from VOSNS to AGND for improved noise immunity.

The LDO provides the VCC voltage from one of two inputs: V_{IN} or VOSNS. When VOSNS is tied to ground or below 3.1 V, the LDO derives power from V_{IN}. The LDO input becomes VOSNS when VOSNS is tied to a voltage above 3.1 V. The VOSNS voltage must not exceed both V_{IN} and 12 V.

式 8 specifies the LDO power loss reduction as:

$$P_{LDO-LOSS} = I_{LDO} \times (V_{VOSNS} - V_{VCC}) \quad (8)$$

The VOSNS input provides an option to supply the LDO with a lower voltage than V_{IN}, thus minimizing the LDO input voltage relative to VCC and reducing power loss. For example, if the LDO current is 10 mA at 1 MHz with V_{IN} = 24 V and V_{OUT} = 5 V, the LDO power loss with VOSNS tied to ground is 10 mA × (24 V – 3.3 V) = 207 mW, while the loss with VOSNS tied to V_{OUT} is equal to 10 mA × (5 V – 3.3 V) = 17 mW – a reduction of 190 mW.

7.3.12 Overcurrent Protection (OCP)

The TPSM64406 is protected from overcurrent conditions using cycle-by-cycle current limiting of the peak inductor current. The current is compared every switching cycle to the current limit threshold. During an overcurrent condition, the output voltage decreases.

The TPSM64406 employs hiccup overcurrent protection if there is an extreme overload. In hiccup mode, the TPSM64406 module is shut down and kept off for 40 ms (typical) before a restart is attempted. If an overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, thus preventing overheating and potential damage to the device. After the fault is removed, the module automatically recovers and returns to normal operation.

7.3.13 Thermal Shutdown

Thermal shutdown is an integrated self-protection used to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 168°C (typical) to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the TPSM64406 attempts to restart when the junction temperature falls to 159°C (typical).

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides ON and OFF control for the TPSM64406. When V_{EN} is below approximately 0.4 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 0.6 μ A (typical). The TPSM64406 also employs internal undervoltage protection. If the input voltage is below the UV threshold, the regulator remains off.

7.4.2 Standby Mode

The internal LDO for the VCC bias supply has a lower enable threshold than the regulator. When V_{EN} is above 1.1 V (maximum) and below the precision enable threshold of 1.263 V (typical), the internal LDO is on and regulating. The precision enable circuitry is turned on after the internal V_{CC} is above the UVLO threshold. The switching action and voltage regulation are not enabled until V_{EN} rises above the precision enable threshold.

7.4.3 Active Mode

The TPSM64406 is in active mode when V_{VCC} and V_{EN} are above the relevant thresholds and no fault conditions are present. The simplest method to enable operation is to connect EN to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum start-up voltage.

8 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPSM64406 synchronous buck module requires only a few external components to convert from a wide range of supply voltages to an output voltage at an output current up to 3-A per single phase output and 6-A for two phase output. To expedite and streamline the process of designing a TPSM64406-based regulator, a comprehensive TPSM64406 quickstart calculator tool is available by download to assist the system designer with component selection for a given application.

8.2 Typical Applications

For the circuit schematic, bill of materials, PCB layout files, and test results of a TPSM64406-powered implementation, see the TPSM64406EVM dual output reference design.

8.2.1 Design 1 – High-efficiency Dual Output 5 V at 3 A, 3.3 V at 3 A, Synchronous Buck Regulator

図 8-1 shows the schematic diagram of a dual output 5 V at 3 A and 3.3 V at 3 A buck regulator with a switching frequency of 1 MHz. In this example, the target efficiencies is 91.5% at full load, based on a nominal input voltage of 12 V that ranges from 6.3 V to 36 V. A resistor of 15.4 kΩ, R_{RT} , sets the free-running switching frequency at 1 MHz. An optional SYNC input must be limited to $\pm 20\%$ of the set frequency using the RT resistor.




図 8-1. Circuit Schematic

8.2.1.1 Design Requirements

表 8-1 shows the intended input, output, and performance parameters for this application example.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range	6.3 V to 36 V
Input voltage UVLO turn on/off	6 V, 4.3 V
Output voltage 1	5 V
Output voltage 2	3.3 V
Full-load current 1	3 A
Full-load current 2	3 A
Switching frequency	1 MHz
Output voltage regulation	$\pm 1\%$

表 8-2 provides the selected buck module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

表 8-2. List of Materials for Application Circuit 1

REF DES	QTY	SPECIFICATION	MANUFACTURER ⁽¹⁾	PART NUMBER
C _{IN1} , C _{IN2}	4	10 μ F, 50 V, X5R, 0805, ceramic	Murata	GRM21BR61H106ME43L
C _{INBULK}	1	100 μ F, 50 V electrolytic	Panasonic	EEE-FK1H101P
C _{OUT1} , C _{OUT2}	4	22 μ F, 25 V, X7R, 1210, ceramic	Murata	GRM32ER71E226KE15L
	2	1 μ F, 25 V, X7R, 0603, ceramic	Murata	GCM188R71E105KA64D
U ₁	1	TPSM64406 36-V, 6-A synchronous buck module	Texas Instruments	TPSM64406RDLR

(1) See Third Part Products Disclaimer.

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM64406 module with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.1.2.2 Output Voltage Setpoint

The [feedback resistor divider equation](#) can be used to calculate the output voltage setpoint for both outputs. Recommended values for R_{FB1T} and R_{FB2T} is 100 k Ω for improved noise immunity compared to 1 M Ω and reduced current consumption compared to lower resistance values. Calculate R_{FB1B} and R_{FB2B} using the following equation:

$$R_{FBB} = \frac{R_{FBT} \times V_{REF}}{V_{OUT} - V_{REF}} \quad (9)$$

Choose the closest standard value of 19 k Ω for R_{FB1B} which correlates to a V_{OUT1} of 5 V. Additionally, choose the closest standard value of 32 k Ω for R_{FB2B} which correlates to a V_{OUT2} of 3.3 V.

8.2.1.2.3 Switching Frequency Selection

Connect a 15.4-k Ω resistor from RT to AGND to set a switching frequency of 1 MHz for each output.

8.2.1.2.4 Input Capacitor Selection

The TPSM64406 requires a minimum input capacitance of $4 \times 10\text{-}\mu\text{F}$ ceramic, preferably with X7R dielectric. The voltage rating of input capacitors must be greater than the maximum input voltage. For this design, select four 10- μF , X7R, 50-V, 0805 case size, ceramic capacitors connected from VIN1 and VIN2 to PGND as close as possible to the module. See [Figure 8-24](#) for recommended layout placement.

8.2.1.2.5 Output Capacitor Selection

From [Table 7-4](#), the TPSM64406 requires a minimum of 24 μF of effective output capacitance for proper operation at an output voltage of 5 V at 1 MHz and requires a minimum of 37 μF of effective output capacitance for proper operation at an output voltage of 3.3 V at 1 MHz. Use high-quality ceramic type capacitors with sufficient voltage and temperature rating. If needed, connect additional output capacitance to reduce ripple voltage or for applications with specific load transient requirements.

For this design example, use two 22- μF , 25-V rated, X7R, 1210, ceramic capacitors connected close to the module from the VOUT1 to PGND and two 22- μF , 25-V rated, X7R, 1210, ceramic capacitors from the VOUT2 pins to PGND. Use the derating curves from the capacitor data sheet to gauge the effective capacitance by temperature and DC bias.

8.2.1.2.6 Other Considerations

To increase phase margin when using an output capacitance close to the minimum in [Table 7-4](#), a feedforward capacitor, designated as C_{FF} can be placed across the upper feedback resistor. Place the zero created by C_{FF} and R_{FBT} higher than one fifth the switching to boost the phase without significantly increasing the crossover

frequency. Because this C_{FF} capacitor can conduct noise from the output of the circuit directly to the FB node of the IC, a 4.99-k Ω resistor, R_{FF} , must be placed in series with C_{FF} . If the ESR zero of the output capacitor is below 200 kHz, do not use CFF.

Additionally, for a dual output voltage output of 5 V for VOUT1 and 3.3 V for VOUT2, a fixed-frequency configuration can be used. Connect FB to VCC through a 10 k Ω resistor for a 5-V output or connect FB to AGND for a 3.3-V output. With the use of internal fixed feedback resistors, higher efficiency can be observed.

8.2.1.3 Application Curves

Efficiency and Load Regulation Performance

Unless otherwise indicated, $V_{IN} = 12\text{ V}$, $V_{OUT1} = 5\text{ V}$, $V_{OUT2} = 3.3\text{ V}$, $I_{OUT1} = 3\text{ A}$, $I_{OUT2} = 3\text{ A}$ and $f_{SW} = 1\text{ MHz}$.




図 8-2. Efficiency, $V_{OUT} = 5\text{ V}$




図 8-3. Efficiency, $V_{OUT} = 3.3\text{ V}$




図 8-4. Load Regulation, $V_{OUT} = 5\text{ V}$, PFM Mode




図 8-5. Load Regulation, $V_{OUT} = 3.3\text{ V}$, PFM Mode

Waveforms and Plots




図 8-6. Start-up and Shut-down, VOUT1 = 5 V






図 8-7. Start-up and Shut-down, VOUT2 = 3.3 V




VIN = 24 V

図 8-8. Enable ON and OFF, VOUT1 = 5 V




VIN = 24 V

図 8-9. Enable ON and OFF, VOUT2 = 3.3 V




VOUT1 = 5 V, IOUT1 = 1.5 A to 3 A at 1 A/μs

図 8-10. Load Transient Rising (CH1)



VOUT1 = 5 V, IOUT1 = 3 A to 1.5 A at 1 A/μs

図 8-11. Load Transient Falling (CH1)



VOUT2 = 3.3 V, IOUT2 = 3 A to 6 A at 1 A/μs
図 8-12. Load Transient Rising (CH2)

VOUT2 = 3.3 V, IOUT2 = 6 A to 3 A at 1 A/μs
図 8-13. Load Transient Falling (CH2)




図 8-14. Bode Plot (CH1)







図 8-15. Bode Plot (CH2)

Thermal Performance




EMI Performance




$V_{OUT1} = 5\text{ V}$, $V_{OUT2} = 3.3\text{ V}$, $I_{OUT1} = 3\text{ A}$, $I_{OUT2} = 3\text{ A}$, $F_{SW} = 1\text{ MHz}$

図 8-18. CISPR 11/32 Class B Conducted Emissions: $V_{IN} = 12\text{ V}$



$V_{OUT} = 5\text{ V}$, $V_{OUT2} = 3.3\text{ V}$, $I_{OUT1} = 3\text{ A}$, $I_{OUT2} = 3\text{ A}$, $F_{SW} = 1\text{ MHz}$

図 8-19. CISPR 11/32 Class B Conducted Emissions: $V_{IN} = 24\text{ V}$



$V_{OUT} = 5\text{ V}$, $V_{OUT2} = 3.3\text{ V}$, $I_{OUT1} = 3\text{ A}$, $I_{OUT2} = 3\text{ A}$, $F_{SW} = 1\text{ MHz}$

図 8-20. CISPR 11/32 Class B Radiated Emissions: $V_{IN} = 24\text{ V}$

8.2.2 Design 1 – High-efficiency 8-A (10-A peak) Synchronous Buck Regulator for Industrial Applications

The following figure shows the schematic diagram of a 5-V, 8-A buck regulator with a switching frequency of 1 MHz. In this example, the target half-load and full-load efficiencies are 93.4% and 91.5%, respectively, based on a nominal input voltage of 24 V that ranges from 9 V to 36 V. A resistor R_{RT} of 15.8 kΩ sets the free-running switching frequency at 1 MHz. An optional SYNC input signal allows adjustment of the switching frequency from 500 kHz to 1.4 MHz for this specific application.




図 8-21. Circuit Schematic

8.2.2.1 Design Requirements

The following table shows the intended input, output, and performance parameters for this application example. Note that if the input voltage decreases below approximately 7 V, the regulator operates in dropout with the output voltage below the 5-V setpoint.

表 8-3. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range	7 V to 36 V
Input voltage UVLO turn on/off	6 V, 4.3 V
Output voltage	5 V
Maximum output current	6 A
Switching frequency	2.1 MHz
Output voltage regulation	±1%
Module shutdown current	< 1 µA

表 8-4 provides the selected buck module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

表 8-4. List of Materials for Application Circuit 2

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER ⁽¹⁾	PART NUMBER
C _{IN1} , C _{IN2}	4	2.2 µF, 50 V, X7R, 0805, ceramic	TDK	C2012X7R1H225K125AC
C _{INBULK}	1	100 µF, 50 V electrolytic	Panasonic	EEE-FK1H101P
C _{OUT1} , C _{OUT2}	5	10 µF, 25 V, X7R, 1210, ceramic	TDK	C3225X7R1E106K250AC
	1	22 µF, 25 V, X7R, 1210, ceramic	TDK	CNA6P1X7R1E226M250A E
U ₁	1	TPSM64406 36-V, 6-A synchronous buck module	Texas Instruments	TPSM64406RDLR

(1) See Third Part Products Disclaimer.

More generally, the TPSM64406 module is designed to operate with a wide range of external components and system parameters. However, the integrated loop compensation is optimized for a certain range of output capacitance.

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Output Voltage Setpoint

The output voltage of a TPSM64406 module is externally adjustable using a resistor divider. A recommended value for R_{FBT} of 100 k Ω for improved noise immunity compared to 1 M Ω and reduced current consumption compared to lower resistance values. Calculate R_{FBB} using the following equation:

$$R_{FBB} = \frac{R_{FBT} \times V_{REF}}{V_{OUT} - V_{REF}} \quad (10)$$

Choose the closest standard value of 19 k Ω for R_{FBB} which correlates to a V_{OUT} of 5-V.

8.2.2.2.2 Switching Frequency Selection

Connect a 6.9-k Ω resistor from RT to AGND to set a switching frequency of 2.1 MHz per phase, which is designed for an output of 5 V as the device establishes an inductor peak-to-peak ripple current in the range of 20% to 40% of the 6-A rated output current at a nominal input voltage of 12 V.

8.2.2.2.3 Input Capacitor Selection

The TPSM64406 requires a minimum input capacitance of $4 \times 10 \mu\text{F}$ ceramic, preferably with X7R dielectric. The voltage rating of input capacitors must be greater than the maximum input voltage. For this design, select four 10- μF , X7R, 50-V, 0805 case size, ceramic capacitors connected from VIN1 and VIN2 to PGND as close as possible to the module. See [Figure 8-24](#) for recommended layout placement.

8.2.2.2.4 Output Capacitor Selection

From the quick-start calculator, the TPSM64406 requires a minimum of 15 μF of effective output capacitance for proper operation at an output voltage of 5 V at 2.1 MHz. Use high-quality ceramic type capacitors with sufficient voltage and temperature rating. If needed, connect additional output capacitance to reduce ripple voltage or for applications with specific load transient requirements.

For this design example, use five 10- μF , 25-V, X7R, 1210 and one 47- μF , 16-V, X5R, 1210 ceramic capacitors connected close to the module from the VOUT1 and VOUT2 pins to PGND. Use the derating curves from the capacitor data sheet to gauge the effective capacitance by temperature and DC bias.



8.2.2.2.5 Other Connections

To increase phase margin when using an output capacitance close to the minimum in [Table 7-4](#), a feedforward capacitor, designated as C_{FF} can be placed across the upper feedback resistor. Place the zero created by C_{FF} and R_{FBT} higher than one fifth the switching to boost the phase without significantly increasing the crossover frequency. Because this C_{FF} capacitor can conduct noise from the output of the circuit directly to the FB node of the IC, a 4.99-k Ω resistor, R_{FF} , must be placed in series with C_{FF} . If the ESR zero of the output capacitor is below 200 kHz, do not use CFF.

Additionally, for an output voltage output of 5 V or 3.3 V, a fixed-frequency configuration can be used. Connect FB to VCC through a 10-k Ω resistor for a 5-V output or connect FB to AGND for a 3.3-V output. With the use of internal fixed feedback resistors, higher efficiency can be observed.

8.2.2.3 Application Curves

Efficiency Performance



8.3 Power Supply Recommendations

The TPSM64406 buck module is designed to operate over a wide input voltage range of 3 V to 36 V. The characteristics of the input supply must be compatible with the [セクション 6.1](#) and [セクション 6.3](#) in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator circuit. Estimate the average input current with [式 11](#).

$$I_{IN} = \left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \right) \quad (11)$$

where

- η is the efficiency.

If the module is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on module operation. More specifically, the parasitic inductance in combination with the low-ESR ceramic input capacitors form an under-damped resonant circuit, possibly resulting in instability or voltage transients each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the module is operating close to the minimum input voltage, this dip can cause false UVLO triggering and a system reset.

The best method to solve such issues is to reduce the distance from the input supply to the module and use an electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A capacitance in the range of 47 μ F to 100 μ F is typically sufficient to provide input parallel damping and helps hold the input voltage steady during large load transients. A typical ESR of 0.1 Ω to 0.4 Ω provides enough damping for most input circuit configurations.

8.4 Layout

Proper PCB design and layout is important in high-current, fast-switching module circuits (with high internal voltage and current slew rates) to achieve reliable device operation and design robustness this primarily affects the performance of EMI and thermal dissipation of the device on the board.

8.4.1 Layout Guidelines

The following list summarizes the essential guidelines for PCB layout and component placement to optimize DC/DC module performance, including thermals and EMI signature. [図 8-24](#) shows a recommended PCB layout for the TPSM64406 with optimized placement and routing of the power-stage and small-signal components.

- *Place input capacitors as close as possible to the VIN pins.* Note the dual and symmetrical arrangement of the input capacitors based on the VIN1 and VIN2 pins located on each side of the module package. The high-frequency currents are split in two and effectively flow in opposing directions such that the related magnetic fields contributions cancel each other, leading to improved EMI performance.
 - Use low-ESR 1206 or 1210 ceramic capacitors with X7R or X7S dielectric. The module has integrated dual 0402 input capacitors for high-frequency bypass.
 - Ground return paths for the input capacitors must consist of localized top-side planes that connect to the PGND pads under the module.
 - Even though the VIN pins are connected internally, use a wide polygon plane on a lower PCB layer to connect these pins together and to the input supply.
- *Place output capacitors as close as possible to the VOUT pins.* A similar dual and symmetrical arrangement of the output capacitors enables magnetic field cancellation and EMI mitigation.
 - Ground return paths for the output capacitors must consist of localized top-side planes that connect to the PGND pads under the module.
 - Even though the VOUT pins are connected internally, use a wide polygon plane on a lower PCB layer to connect these pins together and to the load, thus reducing conduction loss and thermal stress.

- *Keep the FB trace as short as possible by placing the feedback resistors close to the FB pin.* Reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. FB is the input to the voltage-loop error amplifier and represents a high-impedance node sensitive to noise. Route a trace from the upper feedback resistor to the required point of output voltage regulation.
- *Use a solid ground plane on the PCB layer directly below the top layer with the module.* This plane acts as a noise shield by minimizing the magnetic fields associated with the currents in the switching loops. Connect AGND pins 6 and 11 directly to PGND pin 19 under the module.
- *Provide enough PCB area for proper heat sinking.* Use sufficient copper area to achieve a low thermal impedance commensurate with the maximum load current and ambient temperature conditions. Provide adequate heat sinking for the TPSM64406 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pads (PGND) of the package to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes. Make the top and bottom PCB layers preferably with two-ounce copper thickness (and no less than one ounce).

8.4.1.1 Thermal Design and Layout

For a DC/DC module to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The TPSM64406 module is available in a small 6.5-mm × 7.55-mm 28-pin QFN package to cover a range of application requirements. The [セクション 6.4](#) table summarizes the thermal metrics of this package with related detail provided by the [Semiconductor and IC Package Thermal Metrics](#) application note.

The 28-pin QFN package offers a means of removing heat through the exposed thermal pads at the base of the package. This design allows a significant improvement in heat sinking. Designing the PCB with thermal lands, thermal vias, and one or more grounded planes is imperative to complete the heat removal subsystem. The exposed pads of the TPSM64406 are soldered to the ground-connected copper lands on the PCB directly underneath the device package, reducing the thermal resistance to a very low value.

Preferably, use a four-layer board with 2-oz copper thickness for all layers to provide low impedance, proper shielding and lower thermal resistance. Numerous vias with a 0.3-mm diameter connected from the thermal lands to the internal and solder-side ground planes are vital to promote heat transfer. In a multilayer PCB stack-up, a solid ground plane is typically placed on the PCB layer below the power-stage components. Not only does this design provide a plane for the power-stage currents to flow, but the design also represents a thermally conductive path away from the heat-generating device.

8.4.2 Layout Example




図 8-24. Typical Top Layer Design

9 Device and Documentation Support

9.1 Device Support

9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

9.1.2 Development Support

With an input operating voltage from 3 V to 36 V and rated output current up to 6 A, the TPSM64406 family of synchronous buck power modules provides flexibility, scalability and optimized solution size for a range of applications. These modules enable DC/DC designs with high density, low EMI, and increased flexibility. Available EMI mitigation features include dual-random spread spectrum (DRSS) and integrated input bypass capacitors.

表 9-1. Synchronous Buck DC/DC Power Module Family

DC/DC MODULE	RATED I _{OUT}	PACKAGE	DIMENSIONS	FEATURES	EMI MITIGATION
TPSM64404	4 A	B3QFN (28)	6.5 mm × 7.0 mm × 4 mm	RT adjustable F _{SW} , external synchronization, MODE adjustable (PFM/FPWM)	DRSS, integrated input and BOOT capacitors
TPSM64406	6 A				

For development support see the following:

- For TI's reference design library, visit the [TI Reference Design library](#).
- For TI's WEBENCH Design Environment, visit the [WEBENCH® Design Center](#).
- To design a low-EMI power supply, review TI's comprehensive [EMI Training Series](#).
- To design an inverting buck-boost (IBB) regulator, visit [DC/DC inverting buck-boost modules](#).
- TI Reference Designs:
 - [Multiple Output Power Solution For Kintex 7 Application](#)
 - [Arria V Power Reference Design](#)
 - [Altera Cyclone V SoC Power Supply Reference Design](#)
 - [Space-optimized DC/DC Inverting Power Module Reference Design With Minimal BOM Count](#)
 - [3- To 11.5-V_{IN}, -5-V_{OUT}, 1.5-A Inverting Power Module Reference Design For Small, Low-noise Systems](#)
- Technical Articles:
 - [Powering Medical Imaging Applications With DC/DC Buck Converters](#)
 - [How To Create A Programmable Output Inverting Buck-boost Regulator](#)
- To view a related device of this product, see the [LMQ644A2 36-V, Dual 6-A synchronous buck converter](#).

9.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM64406 module with WEBENCH® Power Designer.

- Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Quick Reference Guide to TI Buck Switching DC/DC Application Notes](#) compilation of application notes
- Texas Instruments, [Innovative DC/DC Power Modules](#) selection guide
- Texas Instruments, [Enabling Small, Cool and Quiet Power Modules with Enhanced HotRod™ QFN Package Technology](#) white paper
- Texas Instruments, [Benefits and Trade-offs of Various Power-Module Package Options](#) white paper
- Texas Instruments, [Simplify Low EMI Design with Power Modules](#) white paper
- Texas Instruments, [Power Modules for Lab Instrumentation](#) white paper
- Texas Instruments, [An Engineer's Guide To EMI In DC/DC Regulators](#) e-book
- Texas Instruments, [Soldering Considerations for Power Modules](#) application note
- Texas Instruments, [Practical Thermal Design With DC/DC Power Modules](#) application note
- Texas Instruments, [Using New Thermal Metrics](#) application note
- Texas Instruments, [AN-2020 Thermal Design By Insight, Not Hindsight](#) application note
- Texas Instruments, [Using the TPSM53602/3/4 for Negative Output Inverting Buck-Boost Applications](#) application note

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。
[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.5 Trademarks

HotRod™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (December 2023) to Revision A (June 2024)	Page
• Added newly released device information for TPSM64406E and TPSM64404.....	3
• Updated description of ESD testing.....	7
• Added package reference to thermal table.....	8
• Updated current limit typical curve to match TPSM64406.....	12
• Deleted the color from the <i>Functional Block Diagram</i>	14

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPSM64404RCHR	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	64404
TPSM64404RCHR.A	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	64404
TPSM64406EXTRCHR	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	64406EXT
TPSM64406EXTRCHR.A	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	64406EXT
TPSM64406RCHR	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	64406
TPSM64406RCHR.A	Active	Production	QFN-FCMOD (RCH) 28	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	64406

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM64404RCHR	QFN-FCMOD	RCH	28	1000	330.0	16.4	6.8	7.3	2.25	12.0	16.0	Q2
TPSM64406EXTRCHR	QFN-FCMOD	RCH	28	1000	330.0	16.4	6.8	7.3	2.25	12.0	16.0	Q2
TPSM64406RCHR	QFN-FCMOD	RCH	28	1000	330.0	16.4	6.8	7.3	2.25	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM64404RCHR	QFN-FCMOD	RCH	28	1000	367.0	367.0	38.0
TPSM64406EXTRCHR	QFN-FCMOD	RCH	28	1000	367.0	367.0	38.0
TPSM64406RCHR	QFN-FCMOD	RCH	28	1000	367.0	367.0	38.0



SOLDER MASK DETAILS

4229068/B 02/2023


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RCH0028B

QFN-FCMOD - 2.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 14X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

PADS 1, 11, 18 & 21:	94%
PADS 16 & 23:	80%
PADS 19 & 20:	73%
PAD 28:	81%

4229068/B 02/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated