









TPS99000S-Q1 JAJSJA2A - OCTOBER 2020 - REVISED AUGUST 2024

TPS99000S-Q1 システム管理および照明コントローラ

1 特長

- 車載アプリケーション認定済み
- 以下の結果で AEC-Q100 認定済み:
 - 温度グレード 2:-40°C~105°Cの動作時周囲温度
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B
- 機能安全品質管理
 - ASIL-B までの ISO 26262 機能安全システム設計 に役立つ資料を入手可能
- テキサス・インスツルメンツの DLP® 製品向け車載シス テム管理デバイス:
 - 高度な電力監視、シーケンシング、保護回路
 - 2 つのダイ温度モニタ、MCU 外部ウォッチドッグ タ イマ、クロック周波数モニタ
 - システムの過剰輝度検出
 - パリティ、チェックサム、パスワード レジスタ保護搭 載の SPI ポート
 - 独立したシステム監視用の2番目のSPIポート
- オンチップの DMD ミラー電圧レギュレータ
 - +16V、+8.5V、-10V の DMD 制御電圧を生成
- ダイナミックレンジが広い調光および色制御:5000:1 を超える調光比と、高いビット深度およびホワイトカラ ー バランスを実現
 - ダイナミックレンジが広く、多くの光学デザインをサ ポートする、2 つのトランスインピーダンス アンプ (TIA)
 - フレームごとに最大 63 の時間シーケンス サンプル が可能な 12 ビット ADC
 - 色およびパルス制御用の DAC およびコンパレー
 - LED およびシャント制御用の FET ドライバ

2 アプリケーション

- 広視野の拡張現実ヘッドアップ ディスプレイ (HUD) シ
- デジタル クラスタ、ナビゲーション、インフォテインメント のフロント ガラス ディスプレイ

3 概要

TPS99000S-Q1 システム管理および照明コントローラ は、DLP553xS-Q1 および DLP462xS-Q1 チップセットの 一部であり、このチップセットには、DLPC23xS-Q1 DMD ディスプレイ コントローラも含まれています。 このチップセ ットには、ヘッドアップ ディスプレイ (HUD) アプリケーショ ンで一般的な 5000:1 のディスプレイ調光、3~15.000nit の輝度範囲、緊密な色ポイント制御という要件を十分以上 にサポートするため必要なすべての機能が搭載されてい ます。

内蔵の DMD 高電圧レギュレータは、DMD ミラー基準電 圧を供給し、要求される厳しい公差を満たしています。電 源シーケンス IC およびモニタは、チップセット全体につい て、電源オンと電源オフのイベントの確実な調整を行いま す。


TPS99000S-Q1 照明コントローラには、12 ビット ADC、2 つの DAC (12 ビットおよび 10 ビット)、2 つの高性能フォ トダイオード信号コンディショニング トランスインピーダンス アンプ (TIA) が、照明制御システムの中核コンポーネント の 1 つとして内蔵されています。この ADC は、ビデオ フ レームごとに最大 63 のイベントを自動的にサンプリングで きます。

高度なシステム ステータス監視回路により、ディスプレイ のサブシステムの動作状況をリアルタイムで確認できま す。この監視回路には、2つのプロセッサウォッチドッグ回 路、2 つのダイ温度モニタ、包括的な電源モニタによる過 電圧および低電圧の検出、SPI バストランザクション上で のバイトレベル パリティによるチェックサムおよびパスワー ドレジスタ保護、過剰輝度の監視回路、その他の内蔵テ スト機能が含まれます。

製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ
TPS99000S-Q1	HTQFP (100)	14.00mm × 14.00mm

詳細については、このデータシートの末尾にある注文情報を参照 してください



標準的なスタンドアロン システム



Table of Contents

1	特長	1
	アプリケーション	
	概要	
4	Pin Configuration and Functions	3
5	Specifications	10
	5.1 Absolute Maximum Ratings	10
	5.2 ESD Ratings	10
	5.3 Recommended Operating Conditions	. 11
	5.4 Thermal Information	. 11
	5.5 Electrical Characteristics—Transimpedance	
	Amplifier Parameters	.12
	5.6 Electrical Characteristics—Digital to Analog	
	Converters	. 14
	5.7 Electrical Characteristics—Analog to Digital	
	Converter	
	5.8 Electrical Characteristics—FET Gate Drivers	
	5.9 Electrical Characteristics—Photo Comparator	
	5.10 Electrical Characteristics—Voltage Regulators	.17
	5.11 Electrical Characteristics—Temperature and	
	Voltage Monitors	
	5.12 Electrical Characteristics—Current Consumption	
	5.13 Power-Up Timing Requirements	
	5.14 Power-Down Timing Requirements	
	5.15 Timing Requirements—Sequencer Clock	. 23
	5.16 Timing Requirements—Host and Diagnostic	
	Port SPI Interface	
	5.17 Timing Requirements—ADC Interface	.25

5.18 Switching Characteristics	25
6 Detailed Description	
6.1 Overview	25
6.2 Functional Block Diagram	26
6.3 Feature Description	27
6.4 Device Functional Modes	52
6.5 Register Maps	
7 Application and Implementation	
7.1 Application Information	
7.2 Typical Applications	
8 Power Supply Recommendations	
8.1 TPS99000S-Q1 Power Supply Architecture	
8.2 TPS99000S-Q1 Power Outputs	
8.3 Power Supply Architecture	
9 Layout	70
9.1 Layout Guidelines	
10 Device and Documentation Support	
10.1 Device Support	
10.2ドキュメントの更新通知を受け取る方法	
10.3 サポート・リソース	
10.4 Trademarks	7 <mark>5</mark>
10.5 静電気放電に関する注意事項	75
10.6 用語集	<mark>75</mark>
11 Revision History	75
12 Mechanical, Packaging, and Orderable	
Information	76



4 Pin Configuration and Functions




図 4-1. PZP Package 100-Pin HTQFP Top View

3



表 4-1. Pin Functions—Initialization, Clock, and Diagnostics

	PIN	TYPE	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
6	WD1	I	Watchdog interrupt channel 1	
7	WD2	I	Watchdog interrupt channel 2	
8	PARK_Z	0	DMD mirror parking signal (active low)	
9	RESET_Z	0	Reset output to the DLPC23xS-Q1. TPS99000S-Q1 controlled.	
10	INT_Z	0	terrupt output signal to DLPC23xS-Q1 (open drain). Recommended to pull up to the LPC23xS-Q1 3.3V rail controlled by the TPS99000S-Q1 's ENB_3P3V signal.	
11	PROJ_ON	I	Input signal to enable/disable the IC and DLP projector	
16	SEQ_START	I	PWM shadow latch control; indicates a start of sequence	
17	SEQ_CLK	I	Sequencer clock	
40	DMUX0	0	Digital test point output	
41	DMUX1	0	Digital test point output	
57	AMUX1	0	Analog test mux output 1	
61	AMUX0	0	Analog test mux output 0	

Copyright © 2024 Texas Instruments Incorporated



表 4-2. Pin Functions—Power and Ground

I	PIN		DESCRIPTION		
NO.	NAME	TYPE	DESCRIPTION		
13, 35	VSS_IO	GND	Ground connection for digital IO interface		
14, 36	VDD_IO	POWER	3.3V power input for IO rail supply		
24	DVSS	GND	Digital core ground return		
25, 60, 75, 99	PBKG	GND	Substrate tie and ESD ground return		
26	DVDD	POWER	3.3V power input for digital core supply		
42	DRVR_PWR	POWER	6V or 3.3V power input for FET driver power. Supply for S_EN1, S_EN2, R_EN, G_EN, and B_EN outputs		
48	VSS_DRVR	GND	Ground connection for FET driver power		
49	DMD_VOFFSET	POWER	VOFFSET output rail. Connect a 1µF ceramic capacitor to ground		
50	DMD_VBIAS	POWER	VBIAS output rail. Connect a 0.47μF ceramic capacitor to ground		
51	DMD_VRESET	POWER	VRESET output rail. Connect a 1µF ceramic capacitor to ground. Connect to DRST_HS_IND through external diode. Connect anode of diode to DMD_VRESET.		
53	DRST_PGND	GND	Power ground for DMD power supply. Connect to ground plane		
55	VIN_DRST	POWER	6V input for DMD power supply		
56	VSS_DRST	GND	Ground supply for DMD power supply		
59	AVDD	POWER	3.3V power supply input for analog circuit		
63	VLDOT_M8	POWER	Dedicated TIA interface –8V LDO output		
64	VLDOT_5V	POWER	Filter cap interface for 5V TIA LDO		
65	VIN_LDOT_5V	POWER	6V power input for 5V TIA LDO		
66	GND_LDO	GND	Power ground return for LDO		
67	VIN_LDOT_3P3V	POWER	6V power input for 3.3V TIA LDO		
68	VLDOT_3P3V	POWER	Filter cap interface for 3.3V TIA LDO		
71	VSS_TIA2	GND	TIA2 Dedicated Ground		
72	VSS_TIA1	GND	TIA1 dedicated ground		
78, 100	AVSS	GND	Analog ground		
79	VIN_LDOA_3P3	POWER	6V power input for dedicated ADC interface 3.3V LDO supply		
80	VLDOA_3P3	POWER	Dedicated ADC interface 3.3V LDO filter cap output		
81, 84, 87, 89, 91	VSSL_ADC	GND	External ADC channel bondwire and lead frame isolation ground		
95	ADC_VREF	POWER	ADC reference voltage output		

5

Product Folder Links: TPS99000S-Q1 English Data Sheet: DLPS202



表 4-3. Pin Functions—Power Supply Management

	PIN	TYPE	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	ENB_1P1V	0	External 1.1V buck enable. 3.3V output	
2	ENB_1P8V	0	External 1.8V buck enable. 3.3V output	
3	ENB_3P3V	0	External 3.3V buck enable. 3.3V output	
52	DRST_LS_IND	ANA	onnection for the DMD power supply inductor (10µH). Connect a 330pF, 50V apacitor to ground. X7R recommended	
54	DRST_HS_IND	ANA	Connection for the DMD power supply inductor (10µH)	
58	VMAIN	I	Main intermediate voltage monitor input. Use an external resistor divider to set voltage input for brownout monitoring.	
62	VIN_LDOT_M8	0	Dedicated TIA interface –8V LDO external regulation FET drive signal	
96	V3P3V	I	External 3.3V buck voltage monitor input	
97	V1P8V	I	External 1.8V buck voltage monitor input	
98	V1P1V	ı	External 1.1V buck voltage monitor input	



表 4-4. Pin Functions—Illumination Control

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
12	COMPOUT	0	Photodiode (PD) interface high-speed comparator output
15	SYNC	0	External LED buck driver sync strobe output
18	D_EN	I	LED interface; buck high-side FET drive enable
19	S_EN	I	LED bypass shunt strobe input
20	LED_SEL_0	I	LED enable strobe 0 input
21	LED_SEL_1	I	LED enable strobe 1 input
22	LED_SEL_2	I	LED enable strobe 2 input
23	LED_SEL_3	I	LED enable strobe 3 input
37	EXT_SMPL	I	Reserved. Connect to ground
38	DRV_EN	0	Drive enable for LM3409
39	CMODE	0	Capacitor selection output (allows for a smaller capacitance to be used in CM mode for less overshoot or undershoot). Open drain.
43	S_EN1	0	Low resistance shunt NFET drive enable [high means shunt active]
44	S_EN2	0	High resistance shunt NFET drive enable [high means shunt active]
45	R_EN	0	Red channel select. Drive for low side NFET.
46	G_EN	0	Green channel select. Drive for low side NFET.
47	B_EN	0	Blue channel select. Drive for low side NFET.
69	TIA_PD2_FILT	0	TIA2 external filter cap - low bandwidth sampling
70	TIA_PD2	I	TIA2 photodiode cathode driver
73	TIA_PD1	I	TIA1 photodiode cathode driver
74	TIA_PD1_FILT	0	TIA1 external filter cap - low bandwidth sampling
76	R_IADJ	ANA	External resistance for IADJ voltage to current transformation
77	IADJ	ANA	Current output used to adjust external LED controller drive current set point

Product Folder Links: TPS99000S-Q1 English Data Sheet: DLPS202



表 4-5. Pin Functions—Serial Peripheral Interfaces

	PIN		DESCRIPTION	
NO.	NAME	1175	DESCRIPTION	
27	SPI1_CLK	I	SPI control interface (DLPC23xS-Q1 primary, TPS99000S-Q1 secondary), clock input	
28	SPI1_SS_Z	I	SPI control interface (DLPC23xS-Q1 primary, TPS99000S-Q1 secondary), chip select (active low)	
29	SPI1_DOUT	0	PI control interface (DLPC23xS-Q1 primary, TPS99000S-Q1 secondary), transmit data tput	
30	SPI1_DIN	I	SPI control interface (DLPC23xS-Q1 primary, TPS99000S-Q1 secondary), receive data nput	
31	SPI2_DIN	I	SPI diagnostic port (secondary), receive data input. For read-only monitoring	
32	SPI2_DOUT	0	SPI diagnostic port (secondary), transmit data output. For read-only monitoring	
33	SPI2_SS_Z	I	SPI diagnostic port (secondary), chip select (active low). For read-only monitoring	
34	SPI2_CLK	I	SPI diagnostic port (secondary), clock input. For read-only monitoring	



表 4-6. Pin Functions—Analog to Digital Converter

	PIN	TYPE	DESCRIPTION	
NO.	NAME	1175	DESCRIPTION	
4	ADC_MISO	0	ADC 2-wire interface - data outputDLPC23xS-Q1 primary, TPS99000S-Q1 secondary.	
5	ADC_MOSI	I	ADC 2-wire interface - data inputDLPC23xS-Q1 primary, TPS99000S-Q1 secondary.	
82	LS_SENSE_N	I	Low side current sense ADC negative input, see 表 6-2	
83	LS_SENSE_P	I	Low side current sense ADC positive input, see 表 6-2	
85	ADC_IN1	I	External ADC channel 1, see 表 6-2	
86	ADC_IN2	I	External ADC channel 2, see 表 6-2	
88	ADC_IN3	I	External ADC channel 3, see 表 6-2	
90	ADC_IN4	I	External ADC channel 4, see 表 6-2	
92	ADC_IN5	I	External ADC channel 5, see 表 6-2	
93	ADC_IN6	I	External ADC channel 6, see 表 6-2	
94	ADC_IN7	I	External ADC channel 7, see 表 6-2	

9

Product Folder Links: TPS99000S-Q1 English Data Sheet: DLPS202



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VDD_IO to VSS_IO	-0.3	4	
	DVDD to DVSS	-0.3	4	
	AVDD to DVSS	-0.3	4	
	All "VSS" to other "VSS" (grounds)	-0.1	0.1	
	All digital input signals to ground (WD1, WD2, ADC_MOSI, PROJ_ON, SEQ_START, SEQ_CLK, SPI1_CLK, SPI1_DIN, SPI1_SS, SPI2_DIN, SPI2_CLK, SPI2_SS, EXT_SMPL)	-0.3	3.6	
	DRVR_PWR to ground	-0.3	7.5	
	VIN_LDO_5V	-0.3	7.5	
	V3P3V to ground	-0.3	5	
Input	V1P8V to ground	-0.3	5	
voltage	V1P1V to ground	-0.3	5	V
	VIN_LDOA_3P3 to ground	-0.3	7.5	
	VIN_LDOT_3P3 to ground	-0.3	7.5	
	ADC_IN(7:1) to ground	-0.3	3.6	
	LS_SENSE_N and LS_SENSE_P to ground	-0.3	3.6	
	IADJ to ground	-0.3	18	
	R_IADJ to ground	-0.3	5	
	VIN_LDOT_M8 to ground	-18	0.3	
	DRST_LS_IND to DRST_PGND	-0.3	27	
	VIN_DRST to ground	-0.3	7.5	
	VMAIN	-0.3	7.5	
Outputs	INT_Z	-0.3	7.5	V
Operating j	unction temperature, T _J	-40	130	°C
Storage ter	mperature, T _{stq}	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002	o(1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
		Q100-011	Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
TEMPERATURE		•			
T _A	Operating ambient temperature ⁽¹⁾	-40		105	°C
T _J	Operating junction temperature	-40		125	°C
VOLTAGE				'	
VDD_IO	IO 3.3V voltage supply	3	3.3	3.6	V
DVDD	Digital 3.3V supply	3	3.3	3.6	V
AVDD	Analog 3.3V supply	3	3.3	3.6	V
ADC	ADC(7:1) inputs	0.1		1.6	V
VIN_DRST	DMD reset regulator input	5.5	6	7	V
VIN_LDOT_5V	Power supply input to 5V TIA LDO	5.5	6	7	V
VIN_LDOA_3P3V	Power supply input to 3.3V ADC LDO	5.5	6	7	V
VIN_LDOT_3P3V	Power supply input to 3.3V TIA LDO	5.5	6	7	V
DRVR_PWR	Gate driver power supply	3	6	7	V

^{(1) -40°}C to 105°C ambient, free air convection, AEC Q100 grade 2.

5.4 Thermal Information

		TPS99000S-Q1	
	THERMAL METRIC ⁽¹⁾ (2)	PZP (HTQFP)	UNIT
		100 PINS	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	6.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ Operating ambient temperature is dependent on system thermal design. Operating junction temperature may not exceed its specified range across ambient temperature conditions.



5.5 Electrical Characteristics—Transimpedance Amplifier Parameters

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIA1 AND TIA2						
I _{IN_TOT}	TIA1 and TIA2 Combined Input Current		0		7 ⁽³⁾	mA
TRANSIMPEDAN	ICE AMPLIFIER #1 (TIA1)					
I _{IN}	TIA Input Current	RGB trim <= 0.5x ⁽¹⁾	0	0.6	4.8	mA
C _{IN}	Total Input Capacitance ⁽²⁾	Allowable input capacitances from board, connectors, photo diode, and cables	10	50	140	pF
TRIM _{RGB}	RGB Trim, normal flux system		0.2	0.5	1	V/V
GAINTOL _{ABS}	TIA Gain Tolerance (absolute)	Tolerance to specified gain target per setting	-20%		20%	
GAINTOL _{REL}	TIA Gain Tolerance (relative)	Tolerance as a ratio to other settings		3%		
TIA1 SLEW RATE						
TIA _{SLEW1}	Low Gain Slew Rate, Output Referred	<= 96kV/A gain	12			V/µs
TIA _{SLEW2}	High Gain Slew Rate, Output Referred	> 96kV/A gain	5			V/µs
TIA _{DELAY}	TIA Pad to COMPOUT Pad Delay, DM min, Falling Edge	max slew rate input, 20pF load, 100mV minimum over trip point		40	64	ns
TIA _{DELAYCM}	TIA Pad to COMPOUT Delay. CM	CM max current			100	ns
TIA1 EFFECTIVE	GAIN					
	Gain Setting 0	Trim set to 1.0	0.6	0.75	0.9	kV/A
	Gain Setting 1	Trim set to 1.0	1.2	1.5	1.8	kV/A
	Gain Setting 2	Trim set to 1.0	2.4	3	3.6	kV/A
	Gain Setting 3	Trim set to 1.0	4.8	6	7.2	kV/A
	Gain Setting 4	Trim set to 1.0	7.2	9	10.8	kV/A
	Gain Setting 5	Trim set to 1.0	9.6	12	14.4	kV/A
	Gain Setting 6	Trim set to 1.0	14.4	18	21.6	kV/A
	Gain Setting 7	Trim set to 1.0	19.2	24	28.8	kV/A
	Gain Setting 8	Trim set to 1.0	28.8	36	43.2	kV/A
	Gain Setting 9	Trim set to 1.0	38.4	48	57.6	kV/A
	Gain Setting 10	Trim set to 1.0	57.6	72	86.4	kV/A
	Gain Setting 11	Trim set to 1.0	76.8	96	115.2	kV/A
	Gain Setting 12	Trim set to 1.0	115.2	144	172.8	kV/A
	Gain Setting 13	Trim set to 1.0	230.4	288	345.6	kV/A



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSIMPEDA	NCE AMPLIFIER #2 (TIA2)					
I _{IN}	TIA Input Current	RGB trim <= 0.5x ⁽¹⁾	0		4.8	mA
TRIM _{RGB}	RGB Trim, normal flux system		0.2		1	V/V
TIA2 SLEW RAT	E					
TIA2 _{SLEW}	Slew Rate, Output Referred	All gains	1			V/µs
TIA2 EFFECTIV	E GAIN					
	Gain Setting 0	Trim set to 1.0	0.6	0.75	0.9	kV/A
	Gain Setting 1	Trim set to 1.0	1.2	1.5	1.8	kV/A
	Gain Setting 2	Trim set to 1.0	2.4	3	3.6	kV/A
	Gain Setting 3	Trim set to 1.0	4.8	6	7.2	kV/A
	Gain Setting 4	Trim set to 1.0	7.2	9	10.8	kV/A
	Gain Setting 5	Trim set to 1.0	9.6	12	14.4	kV/A
	Gain Setting 6	Trim set to 1.0	14.4	18	21.6	kV/A
	Gain Setting 7	Trim set to 1.0	19.2	24	28.8	kV/A
	Gain Setting 8	Trim set to 1.0	28.8	36	43.2	kV/A
	Gain Setting 9	Trim set to 1.0	38.4	48	57.6	kV/A
	Gain Setting 10	Trim set to 1.0	57.6	72	86.4	kV/A
	Gain Setting 11	Trim set to 1.0	76.8	96	115.2	kV/A
	Gain Setting 12	Trim set to 1.0	115.2	144	172.8	kV/A
	Gain Setting 13	Trim set to 1.0	230.4	288	345.6	kV/A

⁽¹⁾ Maximum input current decreases linearly in proportion to the selected trim value, with a lower maximum value of 2.4mA occurring when the trim is 1.0×.

13

⁽²⁾ Large capacitive loads could impact system performance.

⁽³⁾ For applications requiring greater than 7mA combined TIA current, contact TI for details.



5.6 Electrical Characteristics—Digital to Analog Converters

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PHOTO FEEDBA	CK 12 BIT DAC					
V _{OUTDAC Max}	Output Range max		1.96	2	2.04	V
V _{OUTDAC Min}	Output Range min		-0.1	0	0.1	V
t _{SET}	Settling Time	Full-range step response, to within ±2%	0		500	ns
INL	Integral Non-Linearity		-3.5		3.5	LSB
DNL	Differential Non-Linearity		-3.5		3.5	LSB
VOFF	Offset Error		-100		100	mV
ZERO _{ERR}	Zero-scale Error		-100		100	mV
GAIN _{ERR}	Gain Error		-5		5	%V/code
FS _{ERR}	Full-scale Error		-2		2	%FSR
ZERO _{ERRDFT}	Zero-scale Error Drift		-50	20	50	μV/°C
GAIN _{TEMP}	Gain Temperature Coefficient		- 52	0	52	ppm FSR/°C
CURRENT CONT	ROL 10 BIT DAC					
V _{OUTDAC Max}	Output Range max		1.96	2	2.04	V
V _{OUTDAC Min}	Output Range min		-0.1	0	0.1	V
t _{SET}	Settling Time	Full-range step response to within ±2%	0		1000	ns
INL	Integral Non-Linearity		-2		2	LSB
DNL	Differential Non-Linearity		-2		2	LSB
V _{OFF}	Offset Error		-100		100	mV
ZERO _{ERR}	Zero-scale Error		-100		100	mV
GAIN _{ERR}	Gain Error		-5		5	%V/code
FS _{ERR}	Full-scale Error		-2		2	%FSR
ZERO _{ERRDFT}	Zero-scale Error Drift		-50	20	50	μV/°C
GAIN _{TEMP}	Gain Temperature Coefficient		52	0	52	ppm FSR/°C
OVERBRIGHTNE	SS DETECTOR 8 BIT DAC					
V _{OUTDAC max}	Output Range max		1.95	2	2.05	V
V _{OUTDAC min}	Output Range min		-0.1	0	0.1	V
t _{OBDAC}	Over-brightness DAC Adjustment Time	From input code mux input change to 90/10 settling at analog output			1000	μs
INL	Integral Non-Linearity		-1		1	LSB
DNL	Differential Non-Linearity		-0.5		0.5	LSB
V _{OFF}	Offset Error		-100		100	mV
ZERO _{ERR}	Zero-scale Error		-100		100	mV
GAIN _{ERR}	Gain Error		-5		5	%V/code
FS _{ERR}	Full-scale Error		-3		3	%FSR
ZERO _{ERRDFT}	Zero-scale Error Drift		-50	20	50	μV/°C
GAIN _{TEMP}	Gain Temperature Coefficient		-52	0	52	ppm FSR/°C

Copyright © 2024 Texas Instruments Incorporated

14



5.7 Electrical Characteristics—Analog to Digital Converter

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
12-BIT ADC ⁽¹⁾		1				
V _{INPUT}	Input range ⁽²⁾		0.1		1.6	V
INL	Integral non-linearity	Over valid input range VINPUT	-4		4	LSB
DNL	Differential non-linearity		-2.5		2.5	LSB
ENOB	Effective number Of bits		10	12		bits
t _{SAMPLE}	S/H sampling period		0.4	5.2	12.8	μs
t _{DELAY}	S/H delay before conversion starts		0.4		2.8	μs
t _{SHOLD}	S/H holding period			102.4	245	μs
t _{CONV}	Conversion period			102.4		μs
V _{REF}	Measurement reference	ADC reference voltage is doubled to 1.6V	0.784	0.8	0.816	V
\/	Offset		-20		20	LSB
V _{OFFS}	Gain error	"ADC_IN(7:1) inputs	2		2	%FSR

⁽¹⁾ ADC specifications refer to ADC core behavior, presume ideal clocks and IC input power conditions, unless otherwise noted.

15

⁽²⁾ Results in invalid ADC codes below 256



5.8 Electrical Characteristics—FET Gate Drivers

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LED CC	NTROL SIGNAL FET GATE DRIVERS					
Q _{SEN}	S_EN1/2 Load Gate Charge			12	16.5	nC
Z _{SEN}	S_EN1/2 Pull-up Gate Drive Output	3.3V domain ⁽¹⁾		12.3		Ω
	Impedance	6V domain ⁽²⁾		10.7		Ω
Z _{SEN}	S_EN1/2 Pull-down Gate Drive Output	3.3V domain ⁽¹⁾		4.85		Ω
	Impedance	6V domain ⁽²⁾		4.6		Ω
T _{SEN}	S_EN1/2 Pull-up Transition Time	3.3V domain, with max total gate charge load of 2.5nF ⁽¹⁾	49.5	66	82.5	ns
		6V domain, with max total gate charge load of 2.5nF ⁽²⁾	45	60	75	ns
T _{SEN}	S_EN1/2 Pull-down Transition Time	3.3V domain, with max total gate charge load of 2.5nF ⁽¹⁾	20.25	27	33.75	ns
		6V domain, with max total gate charge load of 2.5nF ⁽²⁾	18.75	25	31.25	ns
Z _{RGB}	RGB_EN Pull-up Output Impedance	3.3V domain ⁽¹⁾		50.8		Ω
		6V domain ⁽²⁾		43.6		Ω
Z _{RGB}	RGB_EN Pull-down Output Impedance	3.3V domain ⁽¹⁾		4.85		Ω
		6V domain ⁽²⁾		4.6		Ω
T _{RGB}	RGB_EN Pull-up Falling Transition Time	3.3V domain, with max total gate charge load of 2.5nF ⁽¹⁾	198.75	265	331.25	ns
		6V domain, with max total gate charge load of 2.5nF ⁽²⁾	180	240	300	ns
T _{RGB}	RGB_EN Pull-down Falling Transition Time	3.3V domain, with max total gate charge load of 2.5nF ⁽¹⁾	20.25	27	33.75	ns
		6V domain, with max total gate charge load of 2.5nF ⁽²⁾	18.75	25	31.25	ns

⁽¹⁾ DRVR_PWR Supply Voltage is between 3V and 3.6V.

5.9 Electrical Characteristics—Photo Comparator

over operating free-air temperature range (unless otherwise noted)

資料に関するフィードバック (ご意見やお問い合わせ) を送信

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PHOTO FEEDBACK	COMPARATOR					
V _{OFF}	Offset Voltage		-10		10	mV
T _{HYST}	Hysteresis		10	20		mV

⁽²⁾ DRVR_PWR Supply Voltage is between 5.5V and 7.5V.



5.10 Electrical Characteristics—Voltage Regulators

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOFFSET REGU	ILATOR					
V _{OUT}	Output voltage	Across load conditions	8.25	8.5	8.75	V
I _{OUT}	Output current ⁽²⁾		0.1(4)		16.3	mA
V _{PGTHRESHR}	Powergood threshold, VOUT rising			86%		
V _{PGTHRESHF}	Powergood threshold, VOUT falling			66%		
C _{OUT}	Output capacitor ⁽³⁾			1		μF
T _{DISC}	Discharge time	C _{OUT} = 1µF			260	μs
VBIAS REGULA	TOR	·				
V _{OUT}	Output voltage		15.5	16	16.5	V
I _{OUT}	Output current ⁽²⁾		0.1(4)		1.5	mA
V _{PGTHRESHR}	Powergood threshold, VOUT rising			86%		
V _{PGTHRESHF}	Powergood threshold, VOUT falling			66%		
C _{OUT}	Output capacitor ⁽³⁾			0.47		μF
T _{DISC}	Discharge time	C _{OUT} = 0.47μF			260	μs
VRESET REGUL	ATOR					
V _{OUT}	Output voltage		-10.5	-10	-9.5	V
I _{OUT}	Output current ⁽¹⁾ (2)		-17.6		-0.1 ⁽⁴⁾	mA
V _{PGTHRESHR}	Powergood threshold			80%		
C _{OUT}	Output capacitor ⁽³⁾			1		μF
T _{DISC}	Discharge time	C _{OUT} = 1µF			260	μs
NEGATIVE 8V P	HOTO DIODE LDO				-	
V _{IN}	Input Voltage			-10		V
V _{OUT}	Output Voltage	Unloaded	-8.5	-8	-7.5	V
I _{OUT}	Output Current		-6			mA
V _{IRIPPLE}	Input Ripple				100	mVpp

- (1) VRESET current supplies both DMD and negative 8V LDO.
- (2) VOFFSET, VBIAS, and VRESET are designed to supply the DMD and negative 8V LDO only, and should not be connected to additional loads.
- (3) The capacitance value of some ceramic capacitor types can diminish drastically depending on the applied DC voltage and temperature. TI recommends X7R dielectric capacitors to minimize capacitance loss over voltage bias and temperatures. Using a higher voltage rated part and/or a larger package size also helps minimize the capacitance reduction at the applied DC voltage. Refer to the DLP5531Q1EVM for suggested components.
- (4) Pull down resistors required to meet minimum current requirement.

17



5.11 Electrical Characteristics—Temperature and Voltage Monitors

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE	MONITOR					
TEMP _{WARN}	Thermal Warning Threshold	Junction Temperature		135		°C
TEMP _{EMRG}	Thermal Emergency Threshold	Junction Temperature		150		°C
1.1V SUPPLY MO	ONITOR					
V _{TRIPN}	Negative Trip Threshold	Negative going only	0.95	0.98	1.01	V
V _{TRIPHYST}	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t _{GLITCH}	Glitch Suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
1.8V SUPPLY MO	ONITOR					ı
V _{TRIPN}	Negative Trip Threshold	Negative going only	1.552	1.6	1.648	V
V _{TRIPHYST}	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t _{GLITCH}	Glitch Suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
3.3V SUPPLY MO	ONITOR		-			
V _{TRIPN}	Negative Trip Threshold	Negative going only	2.852	2.93	3.03	V
V _{TRIPHYST}	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t _{GLITCH}	Glitch Suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
AVDD, DVDD, VI	DDIO SUPPLY MONITORS					
V_{TRIPN}	Negative Trip Threshold	Negative going only	2.74	2.86	2.98	V
V _{TRIPHYST}	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t _{GLITCH}	Glitch Suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
VMAIN SYSTEM	INPUT SUPPLY MONITOR	'				
V _{MAINTHRSH}	VMAIN Threshold	External resistor divider used to translate VMAIN	1.2125	1.25	1.2875	V
t _{MAINGLITCH}	VMAIN Glitch Suppression	At 2% overdrive	20		1000	μs

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2

Product Folder Links: TPS99000S-Q1

English Data Sheet: DLPS202



5.12 Electrical Characteristics—Current Consumption

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽²⁾	UNIT
SUM OF 3.3V SUPPLY PINS: DV	DD, VDD_IO, AND AVDD				
System off	PROJ_ON low		1.5	2	mA
System on	Display ON state, no TIAs enabled		3.5	4	mA
TIA #1	Additional current from enabling TIA #1		1	1	mA
TIA #2	Additional current from enabling TIA #2		1	1	mA
SUM OF 6V SUPPLY PINS: DRV	R_PWR, VIN_DRST, VIN_LDOT_5V, VIN_LDOT	_3P3V, AND VIN	_LDOA_3P3V		
System off	PROJ_ON low		1	2	mA
System on ⁽³⁾	Display ON state, no TIAs enabled		98	119	mA
TIA #1	Additional current from enabling TIA #1		20	25	mA
TIA #2	Additional current from enabling TIA #2		20	25	mA

- (1) Typical measurements performed at 25°C and nominal voltage
- (2) Measurements taken at -40°C, 25°C, and 105°C. 3.3V inputs measured at 3V, 3.3V, and 3.6V. 6V inputs measured at 5.5V, 6V, and 7V. The maximum current draw of all these conditions is shown.
- (3) This number represents the current at the input to the TPS99000S-Q1 when the DMD voltage rails output the maximum current as listed in the respective sections of this data sheet. This number is the combination of the measured current when the DMD voltage regulator is unloaded (3mA typical, 56mA max) and the estimated current draw on the 6V supply when the DMD voltage regulator outputs the maximum current (63mA). The estimated current draw is calculated by the equation $I_{6V} = [(16/6) \times I_{VBIAS} + (8.5/6) \times I_{VOFFSET} + (-10/6) \times I_{VRESET}] / \eta$ where $\eta = 0.9$. In order to calculate the power dissipation of the TPS99000S-Q1 in this condition, multiply the current from the unloaded condition by the input voltage and add the current from the DMD voltage regulator multiplied by the input voltage multiplied by $(1-\eta)$.



5.13 Power-Up Timing Requirements

			TYP	UNIT
t _{en_dly}	PROJ_ON to 1.1V enable. This includes PROJ_ON $t_{\mbox{\scriptsize glitch}}$ time.	Rising edge of PROJ_ON to rising edge of 1.1V enable	11	ms
t _{mon1} (1) (2)	Maximum time for 1.1V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 1.1V meets threshold earlier.	Rising edge of ENB_1P1V to internal 1.1V monitor test ⁽³⁾	10	ms
t _{mon2} (1) (2)	Maximum time for 1.8V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 1.8V meets threshold earlier.	Rising edge of ENB_1P8V to internal 1.8V monitor test ⁽³⁾	10	ms
t _{mon3} (1) (2)	Maximum time for 3.3V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 3.3V meets threshold earlier.	Rising edge of ENB_3P3V to internal 3.3V monitor test ⁽³⁾	10	ms
t _{w1} ⁽⁴⁾	RESETZ delay after voltage testing completion.	Completion of 3.3V monitor test to RESETZ rising edge	10	ms

- (1) V1P1V, V1P8V, and V3P3V rails may be enabled prior to the TPS99000S-Q1 assertion of their respective enable signal if required for system power design. If necessary, ENB_1P1V may be connected to the 1.1V, 1.8V, and 3.3V external supply enables.
- (2) If any voltage threshold is not met within the specified time, the TPS99000S-Q1 will not deassert RESETZ. The power-up procedure must be fully restarted in this situation.
- (3) Each TPS monitor *test* is performed approximately 10 ms from the voltage rail's respective voltage enable. The voltage rail may come to its threshold value any time before this. This means there should be approximately 10 ms between each enable. The time for the respective 1.1V, 1.8V, and 3.3V to come up will differ by design and parts chosen, but they must all be valid before the monitor test.
- (4) t_{w1} starts after the 3.3V rail passes its internal monitor tests (~10 ms). This time does not start as soon as the 3.3V comes to its threshold value. This time starts after the internal TPS monitor check for 3.3V passes. After the test passes, there will be a 10 ms delay before RESETZ may be de-asserted. This means there will be approximately 20 ms delay from the time the 3.3V enable is valid to the time RESETZ is de-asserted.




図 5-1. Power Up Timing

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated



5.14 Power-Down Timing Requirements

See (1)

			MIN	MAX	UNIT
t _{vhold1}	Host voltage hold time after VMAIN minimum threshold reached. $t_{mon4}(max) + t_{park}(max) + t_{w2}(max)$	VMAIN threshold to 6V and 3.3V power loss ⁽²⁾ (3)	900		μs
t _{vhold2}	Host voltage hold time after PROJ_ON deasserted. $t_{mon5}(max) + t_{park}(max) + t_{w2}(max)$	VMAIN threshold to 6V and 3.3V power loss. ^{(2) (3)}	1.78		ms
t _{mon4}	VMAIN monitoring time	Minimum voltage trip threshold to PARKZ falling edge	52	120	μs
t _{mon5}	PROJ_ON deassertion reaction time	Falling edge of PROJ_ON to PARKZ falling edge		1	ms
t _{park}	DMD Park time	PARKZ falling edge to start DMD_VOFFSET discharge		280	μs
t _{discharge} (4)	DMD voltage rail discharge time	$\begin{aligned} &\text{VOFFSET C}_{\text{out}} = 1 \mu \text{F} \\ &\text{VRESET C}_{\text{out}} = 1 \mu \text{F} \\ &\text{VBIAS C}_{\text{out}} = 0.47 \mu \text{F} \end{aligned}$		260	μs
t _{w2}	DMD voltage disables to RESETZ deassertion	Start of DMD voltage rail discharge to RESETZ falling edge		500	μs

- (1) There are two methods for initiating the power-down sequence:
 - a. VMAIN voltage decreases below its minimum threshold. This is typical if the TPS99000S-Q1 is expected to initiate the power-down sequence when the main power is removed from the system. Note that the 6V and 3.3V input rails must remain within the operating range for a specified period of time after the power-down sequence begins.
 - b. PROJ_ON low. This allows a host controller to initiate power down through a digital input to the TPS99000S-Q1.
- 2) 6V input rails include DRVR_PWR, VIN_DRST, VIN_LDOT_5V, VIN_LDOA_3P3V, VIN_LDOT3P3V.
- (3) 3.3V input rails include VDD_IO, DVDD, AVDD.
- (4) The DMD specifies a maximum absolute voltage difference between VBIAS and VOFFSET. To remain below this maximum voltage difference, VBIAS must discharge faster than VOFFSET. This is accomplished by using a smaller C_{out} capacitance for VBIAS to allow it to discharge quicker than VOFFSET.

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21






図 5-2. Power Down Timing—VMAIN Trigger




図 5-3. Power Down Timing—PROJ_ON Trigger

5.15 Timing Requirements—Sequencer Clock

		MIN	NOM	MAX	UNIT
$f_{\sf SEQ_CLK}$	SEQ_CLK Frequency		30.00		
t _{JPP}	SEQ_CLK Jitter (peak to peak)	-3%		3%	
f_{SS}	SEQ_CLK allowable spread spectrum	-2%		0%	
f_{SSMOD}	SEQ_CLK Spread Spectrum Modulation Frequency	25		100	kHz
$f_{ extsf{SSSTEPS}}$	SEQ_CLK Spread Spectrum Modulation Frequency Steps		50		steps

23



5.16 Timing Requirements—Host and Diagnostic Port SPI Interface

		MIN	NOM	MAX	UNIT
t _{SPICPER}	SPI CLK Cycle Time	31	33		ns
t _{SPICHIGH}	SPI CLK High Time	10			ns
t _{SPICLOW}	SPI CLK Low Time	10			ns
t _{SPIDOUT}	CLK Falling to DOUT	0		15	ns
t _{SSSETUP}	SPI SS_Z to CLK Rising Setup Time	5			ns
t _{SSHOLD}	SPI CLK Rising to SS_Z Hold Time	5			ns
t _{DINSETUP}	SPI DIN to CLK Rising Setup Time	5			ns
t _{DINHOLD}	SPI CLK Rising to DIN Hold Time	5			ns




図 5-4. DLPC23xS-Q1 Diagnostic Interface Timing




図 5-5. Chip Select Setup and Hold Timing



5.17 Timing Requirements—ADC Interface

		MIN	NOM MAX	UNIT
t _{ADCDINSETUP}	ADC DIN to CLK Rising Setup Time	5		ns
t _{ADCDINHOLD}	ADC CLK Rising to DIN Hold Time	5		ns
t _{ADCDOUT}	CLK Rising to DOUT	0	15	ns

5.18 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INTERNAL CLOCK							
f _{OSC} Internal Os	cillator Frequency		1.76	2	2.24	MHz	

6 Detailed Description

6.1 Overview

The TPS99000S-Q1 is an integral component of the DLP553xS-Q1 and DLP462xS-Q1 chipset, which also includes the DLPC23xS-Q1 DMD display controller. It provides features to support ultra-wide dimming requirements, which are unique to automotive. The TPS99000S-Q1 also provides a high-voltage, high-precision, three-rail regulator to cost-effectively create DMD mirror control voltages (16V, 8.5V, -10V). A complete system power monitor and DMD mirror parking solution is included to increase system robustness and reduce cost. In addition, the TPS99000S-Q1 includes numerous system monitoring and diagnostic features, such as configurable ADCs, TIAs, and watchdogs.

An integrated 12-bit ADC supports the illumination system control and provides useful information about the operating condition of the system. Several external ADC channels are included for general usage (LED temperature measurement, and so on). One of the external ADC channels includes a differential input amplifier and is dedicated to LED current measurement. The DLPC23xS-Q1 and TPS99000S-Q1 ADC control blocks support up to 63 samples per video frame, with precise hardware alignment of samples to the DMD sequence timeline. This information is available to the color control software in the DLPC23xS-Q1 where it can be used to counteract the effects of temperature and LED aging to maintain brightness and white point targets.

Two SPI buses are included. The first bus is intended for command and control, and the second is a read-only bus for optional redundant system condition monitoring. The SPI ports include support for byte-level parity checking.

Two transimpedance amplifiers are included. The first TIA is dedicated to illumination control, and the second is available and reconfigurable for general usage, such as redundancy, ambient light detection, and output light validation. An over-brightness detector is included to provide a hardware redundant check of LED brightness.

Two windowed watchdog circuits are included to provide validation of DLPC23xS-Q1 microprocessor operation and monitoring of DMD sequencer activity. The TPS99000S-Q1 also includes on-die temperature threshold monitoring and a monitor circuit to validate the external clock ratio (of the SEQ_CLK) against an internal oscillator.

Product Folder Links: TPS99000S-Q1


Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Illumination Control

The illumination control function includes all blocks required to generate light for the DLP subsystem. The system is designed to support automotive applications requiring precise control of color and brightness over a wide dimming range. The complete dimming solution consists of hardware features included in both the DLPC23xS-Q1 and TPS99000S-Q1 along with DMD sequence data stored in the DLPC23xS-Q1. These elements work together to provide a usable system dimming range of over 5000:1, with up to 8 bits per color supported.

The illumination control function operates in two, distinct modes to cover the full dimming range. These modes are continuous mode (CM) and discontinuous mode (DM).




図 6-1. Comparison of Continuous and Discontinuous Mode Operation

Continuous mode features:

- · High- to mid-brightness levels
- Rectangular light pulses created for each color
- · Pulse amplitude and pulse width varied to adjust brightness level

Discontinuous mode features:

- Mid- to low-brightness levels
- A series of small triangular light pulses created for each color
- Number of pulses, pulse height, and LED current varied to adjust the brightness level

The illumination control loop regulates the current supplied to the LEDs through a real-time photo feedback control loop. A broadband photodiode is placed in the illumination path of the DLP subsystem in a location that receives light from all three red/green/blue LEDs. For continuous mode operation, photo feedback is used to create a real-time hysteretic control loop to set the brightness levels for each LED. In discontinuous mode, photo feedback sets a peak brightness threshold for each light pulse.

To support illumination control, the TPS99000S-Q1 includes numerous high-performance analog and mixed-signal blocks. These blocks include:

- A high-performance, ultra-wide dynamic range transimpedance amplifier (TIA) to convert photodiode current to a voltage, representing real-time LED brightness
- · A high-speed comparator for photo feedback control
- · A 12-bit DAC for photo feedback reference
- A 10-bit DAC for peak current limit adjustment
- Sync and drive enable outputs for synchronizing an external high-side PFET buck controller (LM3409)
- External FET drivers and control logic for selection of LEDs (FETs are external, but the drivers are internal)
- Two current *shunt* (by-pass) path FET controls, used to preregulate inductor current while light is disabled between colors, and to enable discontinuous mode operation
- A multi-purpose 12-bit ADC block with a dedicated two wire Kelvin input channel specifically for measuring LED current
- Hardware sample timer block that works in conjunction with DLPC23xS-Q1 to provide configurable hardware timed samples of LED current and voltage, temperature, and so on.
- RGB specific multiplexed settings for most parameters, enabling independent control parameter optimization per color

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



6.3.1.1 Illumination System High Dynamic Range Dimming Overview

This section provides a generalized overview, describing the concepts to provide a framework for understanding how the functions within the TPS99000S-Q1 supports the high dynamic dimming scheme of the full chipset and software.

A Head-Up Display (HUD) system must typically meet a target white point requirement over a wide range of brightness. Covering a wide brightness range requires a combination of continuous and discontinuous modes. Continuous mode will utilize different combinations of RGB sequence duty cycles, time attenuation, and amplitude attenuation. The discontinuous mode utilizes different combinations of the number of discrete pulses of light, photo feedback (TIA) gain, peak current limit settings, and light amplitude DAC settings. These adjustments can be categorized as coarse adjustments and fine adjustments.

Coarse adjustments include:

- Illumination Bin —Selects the DMD duty cycle, LED duty cycle, and the number of pulses (DM only).
- **LED Current Limits** —In CM, this specifies the maximum current each LED can operate with. Used to prevent damage to the LED. In DM, specifies the precharge inductor current used to generate pulses. Determines shape/overshoot of pulse.
- **TIA Gain** —The TIA design supports a wide range of gain settings—14 in total—to cover a wide range of photodiode current levels. Higher gain settings result in lower LED output for a given feedback voltage.

Fine adjustments include:


Photo Feedback DAC Settings —This function is implemented with a high-speed 12-bit DAC. Sets the LED target amplitude.

6.3.1.2 Illumination Control Loop

Illumination Control Loop shows the illumination control loop. This loop consists of the following features:

- An external buck controller (LM3409) and related discrete components control the main LED drive PFET and control and limit peak current using a high-side sense circuit. This circuit creates a controlled current source that drives the LED high-side connection (LED_ANODE).
- A 10-bit peak current limit (ILIM) adjustment DAC is included in the TPS99000S-Q1.
- Synchronization logic for external LED drive buck. SYNC pin to override the *controlled off time* pin of an external device, and DRV EN to control enabling an external device.
- High-speed comparator, used to compare photo feedback signal to programmable reference.
- 12-bit photo feedback comparison DAC. Sets reference for LED light pulse peak threshold in both continuous and discontinuous operating modes.
- A high-speed, low-noise, wide-dynamic range transimpedance amplifier (TIA1) is used for real-time photo feedback. Includes support for 0.75V to 288V/mA gains, with 14 discrete gain steps and additional RGBspecific trim of 1.0 to 0.2 gain. (Two TIAs included. TIA1 is dedicated to illumination control function.)
- · Negative LDO for cost-effective reverse bias of photodiodes.
- 12-bit ADC, with differential input dedicated to low-side current measurements.
- External FET gate drivers for RGB channel selection and two *shunt* path selections. Shunt paths provide a conduction path around the LEDs. These paths are used to control inductor current while LEDs are not emitting light. Control logic and firmware establish appropriate current levels in the inductor prior to enabling LED during gaps between light pulses.

でお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*



bit slice-aligned low side current sense samples available to DLPC23xS-Q1 software information used to trim peak current limit values, fault detection

図 6-2. Illumination Control Loop

6.3.1.3 Continuous Mode Operation

When operating in continuous mode (continuous light output mode) a hysteretic control scheme is utilized. Real-time analog light amplitude measurements are used in the photo feedback loop to maintain a target light level. 🗵 6-3 highlights the photo feedback control loop path in the driver for continuous mode.




図 6-3. Continuous Mode Photo Feedback Path

The on-chip analog comparator of the TPS99000S-Q1 is used to compare the desired target LED light amplitude to the actual LED light output voltage from the photodiode TIA circuit. When the light output is below the threshold (set by the 12-bit photo feedback DAC output), the comparator will output a high level, causing DRV_EN to go high, which creates a connection from the power rail to the LED drive inductor to be made through the LED drive PFET. This connection will cause current flow to increase through the inductor. This current flows through an LED when its FET is enabled. When the light value goes above the threshold, DRV_EN goes low and the PFET is turned off, breaking the connection to the power rail with very little delay. Once the light level drops back below the threshold, DRV_EN goes high again and the PFET is turned back on, delivering more power to the LED. This process repeats as long as the LED circuit is enabled.

Hysteretic control results in a ripple in the LED current. The amplitude and frequency of this ripple is a function of inductor inductance, input voltage, comparator hysteresis, and loop latency. An advantage of this hysteretic control approach is the unconditional stability of the control loop.

The Continuous Mode Signal Example shows the continuous mode signals and light output for a red, green, and blue bit slice. The signals, including LED_SEL(3:0), D_EN, S_EN1, and S_EN2, are sent from the DLPC23xS-Q1.




図 6-4. Continuous Mode Signal Example

In continuous mode, dimming is accomplished through a combination of amplitude/flux dimming and pulse time attenuation. Amplitude dimming is done by adjusting the photo feedback DAC output and TIA feedback gain. Time attenuation is accomplished by adjusting the length of shunt enable (S_EN from DLPC23xS-Q1) and drive enable (D_EN from DLPC23xS-Q1) (see \boxtimes 6-5). \boxtimes 6-5 shows an example with a 100% bit and a bit with time and amplitude attenuation to achieve 32:1 dimming. \boxtimes 6-6 is a more generic example showing how many different dimming levels can be achieved with combinations of time and amplitude dimming.




図 6-5. Continuous Mode Dimming Illustration 1




図 6-6. Continuous Mode Dimming Illustration 2

6.3.1.3.1 Output Capacitance in Continuous Mode

In continuous mode the CMODE signal from the TPS99000S-Q1 is set low so the FET controlling the big (approximately 1µF) capacitor is turned off leaving only a small ($\sim 0.1\mu$ F) high frequency decoupling capacitance in parallel with the LEDs and shunt FET paths (refer to Illumination Control Loop). Using a lower capacitance in continuous mode allows the voltage across the capacitor and LED to charge up faster so that the current in the inductor does not overshoot the desired current level before the LED light emission threshold is reached. This prevents the light pulse from overshooting at the beginning of bit slices. (Discontinuous pulse mode requires a larger, approximately 1μ F capacitance as will be discussed later in this document. CMODE pin is set high in discontinuous mode to enable higher capacitance in parallel with LEDs).

6.3.1.3.2 Continuous Mode Driver Distortion and Blanking Current




図 6-7. First Generation/Legacy System Pulse Distortion Example

As seen in First Generation/Legacy System Pulse Distortion Example, the actual LED current pulse is distorted due to the rising (Tr) and falling (Tf) edges rates not being equal, and/or the turn-on (Tp1) and turn-off (Tp2) propagation delays not being equal. The rising edge turn-on time of the current pulse is primarily a function of the voltage across the inductor and the desired current, plus the inductor current initial condition. This distortion causes both the time attenuation and amplitude attenuation of the pulse to become non-linear functions of the control settings. This can lead to image artifacts.

Blanking time is the period of no light output in between two LED segments. The inductor current during this time is called blanking current. This current is controlled to provide an optimized Tr and Tf.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31



Blanking current control reduces image artifacts by preventing light overshoot and undershoot.

The blanking current time periods are split into two parts. The first is a dissipation phase where the residual current in the inductor from the previous light pulse is reduced using a dissipative shunt. The second phase is a non-dissipative (low series resistance) shunt phase, where the inductor is charged up to the appropriate current for the next light pulse before current is applied to the LED. This process is illustrated in the figure below.





図 6-8. Blanking Current Discharge/Charge Cycles

During the first phase of the blanking time, shunt 2 (S_EN2) is enabled while the LEDs are disconnected. This places a load with a higher effective resistance in place of the LEDs. The residual energy in the inductor is dissipated into this load and the inductor current decreases rapidly. Without this feature, a high current in one pulse could cause excessive brightness in the next pulse.

During the second phase of the blanking time, the LED driver charges the inductor through a short circuit shunt (S_EN1). Charging continues until the peak current limit is reached. The peak current limit is set by the ILIM DAC. The peak current limit setting is coordinated by DLPC23xS-Q1 software to match the expected operating current during photo feedback operation. (The expected current level is determined from ADC measurements of LED current during prior frames.) When the blanking current time period is over, the S_EN1 short circuit shunt is turned off, the next LED is enabled, the DRV_EN signal is toggled, and the system reverts to photo feedback, hysteretic operation. Because the inductor is precharged to the ideal current and the system capacitance is low, light output rising edge is extremely fast, and the transition to stable hysteretic control is nearly immediate. This results in a more rectangular pulse. An illustration of the current paths is shown in the figure below.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*



bit slice-aligned low side current sense samples available to DLPC23xS-Q1 software: information used to trim peak current limit values, fault detection

図 6-9. Blanking Current Paths

Precise control of the LED pulse shape results in greater dimming range, more display bit depth, and better color and gray ramp accuracy.

6.3.1.3.3 Continuous Mode S_EN2 Dissipative Load Shunt Options

The dissipative shunt, enabled by S EN2 high, can be implemented with a variety of circuit types.

The circuit type selected for the shunt must be able to discharge the inductor used in the LED drive circuit, as well as protect against overvoltage conditions on the LED anode voltage.

The recommended option is to combine the open circuit protection Zener diode with the S_EN2 dissipative shunt functionality, as shown in the *Dissipative Shunt, combination 1* figure. This particular option does not connect the

S_EN2 pin but still implements the same functionality as the alternate circuits in *Blanking Current Paths* and *Dissipative Shunt, combination 2*, which do connect the S_EN2 pin.




図 6-10. Dissipative Shunt / LED Open Circuit Protection Combination 1

In this case, a low-power Zener diode is used to turn on a FET when the LED anode voltage exceeds the Zener voltage. The S_EN2 enable is not used in this configuration. Rather, the circuit intentionally is placed in an open circuit condition during the S_EN2 blanking time period. Then the protection circuit turns on and drains energy from the inductor (until the S_EN1 shunt is enabled and the LED anode voltage is reduced). The energy in this case is dissipated in a combination of the load resistor and FET. Care must be taken in the selection of the Zener diode and resistor divider to ensure the LED anode voltage does not exceed the RGB select FET breakdown voltage. (An option is to delete the load resistor entirely. Then the dissipation will occur only in the FET, and the LED anode voltage will stay closer to the Zener voltage under all conditions). The Zener voltage must be higher than the worst-case voltage of input VLED power rail to avoid unintentional triggering of the circuit. And Zener voltage must be below the Vds breakdown voltage of the LED selection FETs.

Alternative circuits with the same functionality can be seen below.

資料に関するフィードバック(ご意見やお問い合わせ)を送信




図 6-11. Dissipative Shunt / LED Open Circuit Protection Combination 2

In this circuit, the inductor current is discharged through the resistive path controlled by S EN2.




図 6-12. Dissipative Shunt / LED Open Circuit Protection Combination 3

In this circuit, the inductor current is discharged through the power Zener diode.

6.3.1.3.4 Continuous Mode Constant OFF Time

A constant off time feature (see COMPOUT_LOW signal in 🗵 6-13) is included in continuous mode operation. During continuous mode operation, when the desired light level is achieved, the PFET gate drive is turned off by control of the DRV_EN signal and the light level begins to decrease as the inductor current begins to decrease. In a typical hysteretic controller, when a turn on threshold is reached, the PFET is turned on and the light/inductor current increases again. The frequency of switching is dependent on the difference between the turn on and turn off thresholds, loop delay and discrete component values (with the inductor inductance and voltage being most dominant factors).

In the TPS99000S-Q1, the control is modified to regulate the operating frequency. A *constant off* timer is included in the TPS99000S-Q1 control loop. When the photo feedback comparator threshold is achieved, a counter is started. The length of the counter is adjustable. While this counter is active, the output of the photo feedback comparator is ignored and the PFET drive (via DRV_EN output from TPS99000S-Q1) is disabled. Once the constant off time period counter has expired, the output of the photo feedback comparator is once again used to control the LED current drive. The minimum off-time establishes an upper limit on the hysteretic control loop switching frequency, separate from the natural frequency of the circuit. This feature is useful for assuring the circuit will not operate in the AM radio frequency band, and can also enable the usage of lower inductance value inductors (which can result in system cost savings and power efficiency improvements).




図 6-13. COMPOUT_LOW Constant Off Time

Product Folder Links: TPS99000S-Q1

35

6.3.1.3.5 Continuous Mode Current Limit

In continuous mode, a current limit feature prevents damage to LEDs if the requested light output cannot be achieved within LED current specifications. This could happen due to high temperature, or when an LED ages and requires more current to achieve the same brightness. Systems should be designed with sufficient thermal and LED lifetime margin that this would not happen in practice.

The control scheme utilizes the built-in current limit feature of the LM3409 device plus a 10-bit DAC-based adjustment feature included in the TPS99000S-Q1. This serves as an alternate limit for the current for the LEDs—the inductor drive will be disabled if either the current limit is met or if the photo feedback limit is met, whichever is lower. This peak current limit is configurable on a per LED basis and is in use during the light-on active periods only. (During blanking periods, this same structure is used to control the blanking current, but different values are loaded onto the ILIM DAC).

The schematic for the current adjustment mechanism is shown in ⊠ 6-14.




図 6-14. IADJ Peak Current Limit Schematic

By design, the LM3409 seeks to create a zero voltage difference between the CSP and CSN pins when the IADJ pin is held low and the system is operating in peak current limit mode. If the CSP pin voltage is higher than the CSN pin voltage, the PGATE driver is held high (PFET off).

When the ILIM DAC is set to a non-zero voltage, a current is established on the IADJ line of the TPS99000S-Q1 device, which pulls the voltage of the CSP pin downward. If the LM3409 device is enabled and PFET drive is not held off by the state of the COFF pin, then the current will go up until the voltage across the sense resistor is such that the CSN pin is equal to or greater than the voltage on the CSP pin, at which point the PFET is turned off.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*



Care must be taken with the routing of the IADJ pin of the TPS99000S-Q1 to ensure that it is well isolated from noisy switching nodes, such as the PFET drain node.

37

Product Folder Links: TPS99000S-Q1



6.3.1.4 Discontinuous Mode Operation

Discontinuous mode is used to achieve lower dimming levels. It replaces the constant block of light during a bit slice with a series of light pulses of controlled amplitude, as illustrated in 🗵 6-15. The number of pulses is controlled by the DLPC23xS-Q1 software.




図 6-15. Comparison of Continuous and Discontinuous Operation at Equivalent Brightness

☑ 6-15 is an example diagram showing the Discontinuous Mode signals generating eight pulses that are equivalent in brightness.

In discontinuous mode, the controller produces discrete pulses of light with fixed *off times* between pulses. The amount of light that these pulses produce can be precisely controlled to reach low dimming levels. Two control loops are used to create uniform light pulses:

- Peak current limit loop to create a desired current level in the inductor before it flows through the LED.
- · Photo feedback loop to terminate each pulse when the desired light pulse level is achieved.

The initial inductor current and peak light threshold are independently adjustable for each color. See ☑ 6-16 and ☑ 6-17.




図 6-16. Discontinuous Operation DLPC23xS-Q1 to TPS99000S-Q1 Signals




図 6-17. Discontinuous Mode Operation Inductor Current/LED Voltage

Product Folder Links: TPS99000S-Q1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Discontinuous mode consists of a series of triangular pulses of light. The DLPC23xS-Q1 is in charge of requesting and counting the total number of pulses. A bit slice begins with the low resistance shunt enable (S_EN1) on, and with an RGB color selected. Then DLPC23xS-Q1 asserts D_EN. This causes the TPS99000S-Q1 to turn on the LED current drive (DRV_EN) and the system charges the inductor into the low resistance shunt until the peak current limit (as programmed with ILIM DAC) is reached. Then after a programmable amount of time the DLPC23xS-Q1 drives S_EN low, forcing inductor current to flow through the selected LED.

The TPS99000S-Q1 detects the falling edge of S_EN from the DLPC23xS-Q1 and issues an on/off/on toggle of the DRV_EN signal. This allows current to flow through the inductor and increases the voltage at the LED anode. When the LED forward voltage is achieved, it begins to emit light. Once the photo feedback loop (TIA, photo feedback comparator, photo feedback DAC) senses the desired light threshold has been crossed, the S_EN1 signal is re-asserted high, and the light pulse is terminated.

The COMPOUT signal going low indicates to the DLPC23xS-Q1 that the pulse has been completed. The DLPC23xS-Q1 immediately sets S_EN output high (which sets TPS99000S-Q1 output S_EN1 high), then waits for a programmable length of time. After that period of time, the DLPC23xS-Q1 will decide either to drive D_EN low and wait for the next bit slice or issue a request for a new pulse by placing the S_EN output low. When S_EN output is placed low, the TPS99000S-Q1 places S_EN1 low (forcing current through LED) and toggles DRV_EN to request a new peak limit current pulse cycle. This process repeats until the correct number of pulses for the given bit slice have been completed.

In very low brightness operation, the TPS99000S-Q1 SYNC (LM3409 COFF) timer is disabled. As a result, DRV_EN is only toggled at the beginning of each light pulse. This synchronizes the inductor and LED current. This synchronization keeps LED pulse heights very consistent from one video frame to the next, preventing flicker.

6.3.1.4.1 Discontinuous Mode Pulse Width Limit

The TPS99000S-Q1 has a feature that limits the time duration of each discontinuous mode pulse. A count monitors the length of time current is applied to the LED during a pulse event and compares time to a programmable time limit. If the time limit expires before the light output threshold is reached, the discontinuous pulse is terminated. The pulses in both cases (photo level or time limit expiration) are terminated by enabling the S_EN1 low resistance shunt. This limits maximum brightness in the event the photo feedback threshold is not reached. Independent RGB values for the discontinuous pulse width limit are supported. This process is illustrated in \boxtimes 6-18.




図 6-18. Discontinuous Mode Pulse Width Time Limit

English Data Sheet: DLPS202

6.3.1.4.2 COMPOUT_LOW Timer in Discontinuous Operation

In discontinuous operation, the same COMPOUT_LOW parameter that sets the switching frequency for the continuous mode case serves as a noise filter for discontinuous operation. The circuit triggers on the first falling edge of the photo threshold comparator, which equates to the end of a pulse. Then all subsequent rising and falling edges of the comparator output are ignored for a pre-defined amount of time, providing a glitch suppression filter function for discontinuous operation, and controlling the timing between pulses.




図 6-19. COMPOUT_LOW Timer as Glitch Filter in Discontinuous Operation

6.3.1.4.3 Dimming Within Discontinuous Operation Range

When operating in discontinuous mode, two methods of dimming are used concurrently to reduce the brightness of the display:

- 1. Amplitude dimming using the photo feedback DAC settings.
- 2. Controlling the number of pulses per bit slice (via commands to DLPC23xS-Q1, selecting specific lookup table data).

☑ 6-20 is an example of the brightest LUT data table having 8 pulses per LSB (smallest bit slice). The LED pulse height is modulated to achieve a 2:1 dimming ratio while still maintaining 8 pulses per LSB. To allow for a seamless transition to lower dimming levels, a change to 4 pulses per LSB plus higher LED amplitude is made as illustrated in ☑ 6-21. The total light generated in both cases in ☑ 6-21 is approximately equal. A system calibration is used to determine this ½ LED amplitude photo feedback DAC setting.




図 6-20. 2:1 Dimming Within a Sequence



図 6-21. Discontinuous Operation Pulse Count Change

Product Folder Links: TPS99000S-Q1

As a smooth dimming (brightness going down) sequence continues, the process above eventually results in using 1 pulse per LSB. Amplitude dimming is used to dim to the absolute minimum display brightness level as illustrated in \boxtimes 6-22.




図 6-22. Discontinuous Dimming with One Pulse Per LSB Sequence

As shown in 🗵 6-22, once a single pulse-per-LSB is selected, all remaining dimming must occur using only pulse height threshold reduction.

6.3.1.4.4 Multiple Pulse Heights to Increase Bit Depth

With the TPS99000S-Q1, up to four sets of photo feedback threshold settings are supported within a given sequence. This is useful in a discontinuous operation to create smaller sub-LSB bits (bits that are smaller than the normal LSB).

The LED_SEL(3:0) lines are encoded to include *group* information as well as color selection (and blanking current selection).

Each group can be defined to determine different behaviors for specific color bits. For example, Group 0 can be used for LSB, and Group 1 can be used to create LSB-1.

LED_SEL(3:0)	NAME	ACTION
"0000"	OFF	Driver Disabled Mode S_EN1 forced high RGB selects low
"0100"	R BLANKING	LED_SEL(1:0) - "00"=blanking
"1000"	G BLANKING	LED_SEL(3:2): "01"=red
"1100"	B BLANKING	"10"=green "11"=blue
"0001"	GRP0 RED	
"0010"	GRP0 GREEN	
"0011"	GRP0 BLUE	Driver Enabled Mode:
"0101"	GRP1 RED	LED_SEL(3:2) - Define Group:
"0110"	GRP1 GREEN	00' - Group 0 01' - Group 1
"0111"	GRP1 BLUE	'10' - Group 2
"1001"	GRP2 RED	1'11' - Group 3 LED SEL(1:0):
"1010"	GRP2 GREEN	"01" - red
"1011"	GRP2 BLUE	"10" - green
"1101"	GRP3 RED	"11" - blue
"1110"	GRP3 GREEN	
"1111"	GRP3 BLUE	

表 6-1. LED Selection Table

The group1-3 RGB selections may be used to create fractional LSBs in the sequence, as illustrated in ⊠ 6-23.






図 6-23. Extended LSB Bit Depth in Discontinuous Operation

This feature, combined with the ability to make smaller absolute-size light pulses, provides a method to extend the practical bit depth limit from the typical 6 bits per color, as is the case in legacy systems, to 7 or 8 bits with TPS99000S-Q1/DLPC23xS-Q1 second-generation systems.

6.3.1.4.5 TIA Gain Adjustment

The gain of TIA1 can be adjusted to achieve a larger dimming range. Increasing the TIA gain reduces the light output for a given photo feedback DAC level. A higher gain reduces the brightness range achievable but increases the resolution within the desired range.

6.3.1.4.6 Current Limit in Discontinuous Mode

The current limit determines the maximum current allowed through the inductor. A higher current limit enables higher pulse heights to be achieved. A lower current limit creates a slower rising edge on each pulse and reduces the overshoot of the pulse. Therefore, at lower dimming levels the current limit is reduced.

6.3.1.4.7 CMODE Big Cap Mode in Discontinuous Operation

The TPS99000S-Q1 provides an output signal, CMODE, that can be used to drive the gate of a FET that switches in a larger capacitor for discontinuous operation. High-capacitance mode is only used during discontinuous operation. (High capacitance causes issues in continuous operation, minimizing capacitance is preferred for that mode). The higher capacitance slows the rate at which the forward voltage of the LED increases during the pulse creation process. The slower charge rate causes the transition from no light emission to full light emission to extend in time. In selecting the proper capacitance, a balance between good edge rate control and the total time for the pulse to reach the threshold must be made. Attention should be paid to the temperature characteristics of this capacitor. Less variation of capacitance over temperature will result in more accurate, repeatable results in cold/hot conditions.

Product Folder Links: TPS99000S-Q1

Benefits:

- · Pulse stability
- Support for lower light output thresholds, due to slower pulse edge rates

The charge and discharge loops using the CMODE big cap are as follows:

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated




図 6-24. Discontinuous Mode Current Paths with Shunt Enabled




図 6-25. Discontinuous Mode Current Paths with Shunt Disabled

6.3.2 Over-Brightness Detection

The TPS99000S-Q1 has two methods for detecting over-brightness conditions. The first method uses a combination of ADC measurements and photo feedback comparator output to detect breaks in the photo feedback loop. Another method uses a secondary photodiode to detect over-brightness in the HUD image.

6.3.2.1 Photo Feedback Monitor BIST

A disconnection of the primary photodiode breaks the feedback loop used to regulate LED output. Any disconnection of this photodiode should be detected so the LEDs can be disabled.

The DLPC23xS-Q1 software and the TPS99000S-Q1 implement a photo feedback monitor Built-In Self-Test (BIST) to detect a disconnected photodiode. Every video frame, the DLPC23xS-Q1 software uses ADC measurements of the LED current and TIA output, and COMPOUT falling edges to detect a disconnected photodiode.

In continuous mode, the DLPC23xS-Q1 software determines that the photodiode is disconnected if all the LED currents are at maximum, but the TIA measurements are at a minimum. This indicates that the LEDs are conducting current, but the photodiode is not responding to light output from the LEDs.

In discontinuous mode, COMPOUT edges are used to detect a photodiode disconnect. A falling edge on COMPOUT indicates that an LED pulse has reached the desired threshold. This is only possible if the photodiode is connected. Therefore, the COMPOUT edges are detected by the DLPC23xS-Q1 software to determine if the photodiode is connected.

6.3.2.2 Excessive Brightness BIST

The excessive brightness BIST uses a secondary photodiode connected to TIA2 to detect over-brightness conditions in the output image of the HUD.

The output of TIA2 is compared to a programmable threshold. If the output exceeds the threshold, the DLPC23xS-Q1 software will log an error. TIA2 can be used in a high-bandwidth or low-bandwidth configuration for this BIST.

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43

The low bandwidth mode provides an RC filter low-passed value of the TIA2 output. The resistor element of the filter is embedded in the TPS99000S-Q1, while the capacitor is an external component. If the low bandwidth input is used, the value of the capacitor should be expected such that the time constant is longer than the frame time

The hardware controls for the threshold are not synchronized to the dimming functionality of the TPS99000S-Q1. Therefore, this feature may need to be enabled or disabled, or the thresholds may need to be adjusted based on the dimming level of the HUD.




図 6-26. Excessive Brightness Detection Circuit

6.3.3 Analog to Digital Converter

The TPS99000S-Q1 includes a 12-bit analog to digital converter block with a 32:1 input mux and dual sample-and-hold circuits. It also includes a custom high speed serial control interface which when used in tandem with the DLPC23xS-Q1 provides up to 63 DMD sequence-aligned samples per frame, with hardware-based sample timing and shadow-latched results. The hardware sample timing and shadow latch relieves the DLPC23xS-Q1 processor from ADC timing tasks, freeing up processor resources for other uses.

☑ 6-27 illustrates the structure of the ADC controller blocks in the two ASICs.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated




図 6-27. ADC Subsystem Block Diagram

The ADC block contains a dedicated channel reserved for differential low-side LED current measurements. Two sample-and-hold circuits are included to support paired LED current/voltage measurements. An additional seven external ADC channels are supported. The remaining 24 multiplexer inputs enable measurement of internal TPS99000S-Q1 operating parameters.

注

When performing paired samples, they are sampled simultaneously, but converted sequentially, so the conversion time doubles.

The DLPC23xS-Q1 contains a custom ADC control block that supports up to 63 ADC samples per frame. The samples are aligned with DMD sequencer activity, configurable through system configuration tools. This alignment makes measurement of specific light pulses (LED current, voltage, and TIA output) within a sequence possible, with precise repeatability from frame to frame. Up to 63 samples per frame are supported. The 63 sample buffer includes a shadow latch that updates each frame. This latched output is held constant for a complete frame time, allowing time for the DLPC23xS-Q1 to collect and process the information.

A reference voltage output is also included in the ADC block. This provides a low current voltage reference which matches the reference used by the ADC for conversion. This external reference can be used to bias thermistor voltage dividers, providing greater accuracy than would be possible using a mix of external and internal references. Regardless of whether the reference voltage is used, a $0.1\mu F$ capacitor should be connected from this pin to ground.

注

Current supply is limited. Loads which exceed the specified current maximum rating on ADC_VREF output may result in unpredictable ADC behavior.

English Data Sheet: DLPS202



6.3.3.1 Analog to Digital Converter Input Table

表 6-2. Analog to Digital Converter Input Table

Channel O, Gain		INTERNAL OR TEST CONDITIONS(1) MIN TYP MAY LIMIT						
Channel O, Gain Low side sense amp External Gain set to 12x 11.28 12 12.72 V/V Channel O, Gain Low side sense amp External Gain set to 9x 8.46 9 9.54 V/V Channel I, Gain ADC_INS_PAD (LED) External 0.980 1.000 1.020 V/V Channel 3, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 4, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 5, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 6, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 8, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 9, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V <th>PAF</th> <th>RAMETER</th> <th></th> <th>TEST CONDITIONS⁽¹⁾</th> <th>MIN</th> <th>TYP</th> <th>MAX</th> <th>UNIT</th>	PAF	RAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
Channel O, Gain Low side sense amp External Gain set to 9x 8.46 9 9.54 V/V Channel I, Gain (LED_ANODE) External 0.980 1.000 1.020 V/V Channel 2, Gain ADC_IN2_PAD (VLED) External 0.980 1.000 1.020 V/V Channel 3, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 4, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 5, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 6, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_INS_PAD External 0.980 1.000 1.020 V/V Channel 8, Ga	Channel 0, Gain	Low side sense amp	External	Gain set to 24x	22.56	24	25.44	V/V
Channel 1, Gain ADC_IN1_PAD External 0.980 1.000 1.020 VV	Channel 0, Gain	Low side sense amp	External	Gain set to 12x	11.28	12	12.72	V/V
Channel J. Gain (LED_ANDOE) External 0.980 1.000 1.020 V/V Channel J. Gain ADC_IN2_PAD (VLED) External 0.980 1.000 1.020 V/V Channel J. Gain ADC_IN3_PAD External 0.980 1.000 1.020 V/V Channel S. Gain ADC_IN5_PAD (R_LED_THERM) External 0.980 1.000 1.020 V/V Channel S. Gain ADC_IN5_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel R. Gain ADC_IN7_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel R. Gain VOFFSET Internal 0.0596 0.0621 0.0646 V/V Channel JO, Gain VOFFSET Internal 0.1112 0.117 0.1218 V/V Channel JO, Gist VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel JS, Gain VVRESET Internal -0.1277 -1.1935 -1.169 V Chann	Channel 0, Gain	Low side sense amp	External	Gain set to 9x	8.46	9	9.54	V/V
Channel 3, Gain ADC_IN3_PAD External 0.980 1.000 1.020 V/V Channel 4, Gain ADC_IN4_PAD External 0.980 1.000 1.020 V/V Channel 5, Gain ADC_IN5_PAD (G_LED_THERM) External 0.980 1.000 1.020 V/V Channel 6, Gain ADC_IN5_PAD (G_LED_THERM) External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_INF_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel 8, Gain VBIAS Internal 0.0596 0.0621 0.0646 V/V Channel 10, Gain VRESET Internal 0.01112 0.117 0.1218 V/V Channel 10, Offset VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel 10, Offset VRESET Internal -1.217 -1.1935 -1.169 V/V Channel 10, Gisin DVDD Internal 0.52546 0.559 0.59254 V/V Channel 13,	Channel 1, Gain		External		0.980	1.000	1.020	V/V
Channel 4, Gain ADC_IN4_PAD External 0.980 1.000 1.020 V/V Channel 5, Gain ADC_IN5_PAD (R_LED_THERM) External 0.980 1.000 1.020 V/V Channel 6, Gain ADC_IN5_PAD (G_LED_THERM) External 0.980 1.000 1.020 V/V Channel 7, Gain ADC_IN7_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel 8, Gain VBIAS Internal 0.0596 0.0621 0.0646 V/V Channel 9, Gain VOFFSET Internal 0.0112 0.117 0.1218 V/V Channel 10, Gifie VRESET Internal 0.112 0.117 0.1218 V/V Channel 11, Gain VRESET Internal 0.52546 0.559 0.59254 V/V Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 14, Gain V1.1 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain	Channel 2, Gain	ADC_IN2_PAD (VLED)	External		0.980	1.000	1.020	V/V
Channel S, Gain ADC_INS_PAD (R_LED_THERM) (B_LED_THERM) External External 0.980 1.000 1.020 V/V Channel G, Gain ADC_ING_PAD (G_LED_THERM) External 0.980 1.000 1.020 V/V Channel T, Gain ADC_INT_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel S, Gain VBIAS Internal 0.0596 0.0621 0.0646 V/V Channel S, Gain VGFSET Internal 0.1112 0.117 0.1218 V/V Channel 10, Gin VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel 11, Gain VMAIN Internal -1.217 -1.135 -1.169 V/V Channel 12, Gain DVDD Internal 0.55246 0.559 0.5924 V/V Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.4020 0.429 0.45474 V/V Chan	Channel 3, Gain	ADC_IN3_PAD	External		0.980	1.000	1.020	V/V
Channel 6, Gain (R_LED_THERM) External (R_LED_THERM) External (R_LED_THERM) External (R_LED_THERM) (Channel 4, Gain	ADC_IN4_PAD	External		0.980	1.000	1.020	V/V
Channel R, Gain (G_LED_THERM) External 0.980 1.000 1.020 V/V Channel R, Gain ADC_INT_PAD (B_LED_THERM) External 0.980 1.000 1.020 V/V Channel B, Gain VBIAS Internal 0.0596 0.0621 0.0646 V/V Channel J, Gain VOFFSET Internal 0.1112 0.117 0.1218 V/V Channel 10, Gain VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel 11, Gain VMAIN Internal -1.217 -1.1935 -1.169 V Channel 11, Gain VMAIN Internal 0.52546 0.559 0.59254 V/V Channel 13, Gain DVDD Internal 0.65706 0.699 0.74094 V/V Channel 13, Gain V1.1 Internal 0.40326 0.429 0.45474 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3	Channel 5, Gain		External		0.980	1.000	1.020	V/V
Channel R, Gain G_LED_THERM External 0.990 1.000 1.020 V/V	Channel 6, Gain		External		0.980	1.000	1.020	V/V
Channel 9, Gain VOFFSET Internal 0.1112 0.1112 0.1112 0.1218 V/V Channel 10, Gain VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel 10, Offset VRESET Internal -1.217 -1.1935 -1.169 V Channel 11, Gain VMAIN Internal 0.52546 0.559 0.59254 V/V Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 13, Gain V1.1 Internal 0.6576 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain M8 LDO offset Internal 0.490 0.203 0.235 0.2491 V/V Channel 17, Ga	Channel 7, Gain		External		0.980	1.000	1.020	V/V
Channel 10, Gain VRESET Internal -0.1978 -0.190 -0.1822 V/V Channel 10, Offset VRESET Internal -1.217 -1.1935 -1.169 V Channel 11, Gain VMAIN Internal 0.52546 0.559 0.59254 V/V Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO offset Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 19, Gain Die Temp1	Channel 8, Gain	VBIAS	Internal		0.0596	0.0621	0.0646	V/V
Channel 10, Offset VRESET Internal -1.217 -1.1935 -1.169 V Channel 11, Gain VMAIN Internal 0.52546 0.559 0.59254 V/V Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 19, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 20, Gain Die Temp2 In	Channel 9, Gain	VOFFSET	Internal		0.1112	0.117	0.1218	V/V
Channel 11, Gain VMAIN Internal 0.52546 0.559 0.59254 V/V Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Diver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain ILED Control DAC <	Channel 10, Gain	VRESET	Internal		-0.1978	-0.190	-0.1822	V/V
Channel 12, Gain DVDD Internal 0.31302 0.333 0.35298 V/V Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 0.980 1.000 1.020 V/V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.490 0.500 0.510 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC <td>Channel 10, Offset</td> <td>VRESET</td> <td>Internal</td> <td></td> <td>-1.217</td> <td>-1.1935</td> <td>-1.169</td> <td>V</td>	Channel 10, Offset	VRESET	Internal		-1.217	-1.1935	-1.169	V
Channel 13, Gain V1.1 Internal 0.65706 0.699 0.74094 V/V Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Over-Brightness Contro	Channel 11, Gain	VMAIN	Internal		0.52546	0.559	0.59254	V/V
Channel 14, Gain V1.8 Internal 0.40326 0.429 0.45474 V/V Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA	Channel 12, Gain	DVDD	Internal		0.31302	0.333	0.35298	V/V
Channel 15, Gain V3.3 Internal 0.2209 0.235 0.2491 V/V Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 26, Gain <t< td=""><td>Channel 13, Gain</td><td>V1.1</td><td>Internal</td><td></td><td>0.65706</td><td>0.699</td><td>0.74094</td><td>V/V</td></t<>	Channel 13, Gain	V1.1	Internal		0.65706	0.699	0.74094	V/V
Channel 16, Offset M8 LDO offset Internal 8.15 8.400 8.65 V Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 26,	Channel 14, Gain	V1.8	Internal		0.40326	0.429	0.45474	V/V
Channel 16, Gain M8 LDO Internal 0.980 1.000 1.020 V/V Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel	Channel 15, Gain	V3.3	Internal		0.2209	0.235	0.2491	V/V
Channel 17, Gain ext ADC VREF Internal 0.49 0.5 0.51 V/V Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V	Channel 16, Offset	M8 LDO offset	Internal		8.15	8.400	8.65	V
Channel 18, Gain Driver Power Internal 0.20398 0.217 0.23002 V/V Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V <tr< td=""><td>Channel 16, Gain</td><td>M8 LDO</td><td>Internal</td><td></td><td>0.980</td><td>1.000</td><td>1.020</td><td>V/V</td></tr<>	Channel 16, Gain	M8 LDO	Internal		0.980	1.000	1.020	V/V
Channel 19, Gain Die Temp1 Internal 0.490 0.500 0.510 V/V Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V <tr< td=""><td>Channel 17, Gain</td><td>ext ADC VREF</td><td>Internal</td><td></td><td>0.49</td><td>0.5</td><td>0.51</td><td>V/V</td></tr<>	Channel 17, Gain	ext ADC VREF	Internal		0.49	0.5	0.51	V/V
Channel 20, Gain Die Temp2 Internal 0.490 0.500 0.510 V/V Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V <td>Channel 18, Gain</td> <td>Driver Power</td> <td>Internal</td> <td></td> <td>0.20398</td> <td>0.217</td> <td>0.23002</td> <td>V/V</td>	Channel 18, Gain	Driver Power	Internal		0.20398	0.217	0.23002	V/V
Channel 21, Gain ILED Control DAC Internal 0.490 0.500 0.510 V/V Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 19, Gain	Die Temp1	Internal		0.490	0.500	0.510	V/V
Channel 22, Gain Photo Feedback Control DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 20, Gain	Die Temp2	Internal		0.490	0.500	0.510	V/V
Channel 22, Gain DAC Internal 0.490 0.500 0.510 V/V Channel 23, Gain Over-Brightness Control DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 21, Gain	ILED Control DAC	Internal		0.490	0.500	0.510	V/V
Channel 23, Gain DAC Internal 0.490 0.500 0.510 V/V Channel 24, Gain TIA1 Real Time Internal 0.490 0.500 0.510 V/V Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 29, Gain Main Bandgap, 0.5V Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 22, Gain		Internal		0.490	0.500	0.510	V/V
Channel 25, Gain TIA1 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 29, Gain Main Bandgap, 0.5V Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 23, Gain		Internal		0.490	0.500	0.510	V/V
Channel 26, Gain TIA2 Real Time Internal 0.490 0.500 0.510 V/V Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 29, Gain Main Bandgap, 0.5V Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 24, Gain	TIA1 Real Time	Internal		0.490	0.500	0.510	V/V
Channel 27, Gain TIA2 Low Bandwidth Internal 0.490 0.500 0.510 V/V Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 29, Gain Main Bandgap, 0.5V Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 25, Gain	TIA1 Low Bandwidth	Internal		0.490	0.500	0.510	V/V
Channel 28, Gain Channel not used Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 26, Gain	TIA2 Real Time	Internal		0.490	0.500	0.510	V/V
Channel 29, Gain Main Bandgap, 0.5V Internal 0.980 1.000 1.020 V/V Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 27, Gain	TIA2 Low Bandwidth	Internal		0.490	0.500	0.510	V/V
Channel 30, Gain TIA1 Monitor Internal 0.980 1.000 1.020 V/V	Channel 28, Gain	Channel not used	Internal					
· · · · · · · · · · · · · · · · · · ·	Channel 29, Gain	Main Bandgap, 0.5V	Internal		0.980	1.000	1.020	V/V
Channel 31, Gain TIA2 Monitor Internal 0.980 1.000 1.020 V/V	Channel 30, Gain	TIA1 Monitor	Internal		0.980	1.000	1.020	V/V
	Channel 31, Gain	TIA2 Monitor	Internal		0.980	1.000	1.020	V/V

⁽¹⁾ The conversionformula is (X + Offset) × Gain. X is the input voltage. Offset is 0V unless specified above.

問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*

6.3.4 Power Sequencing and Monitoring

The TPS99000S-Q1 is specifically designed to perform correct power-up and power-down sequencing to ensure long term reliable operation of the DMD. The high voltage DMD mirror supplies require special power sequencing order, and restrictions on voltage differences between the power rails (VRESET, VBIAS, and VOFFSET) throughout power up, power down, and normal operation. The TPS99000S-Q1 handles these requirements for the system designer.

6.3.4.1 Power Monitoring

Main asynchronous digital logic reset (DVDD_RSTZ) – Monitor of the main power of the 3.3V power supply input to the TPS99000S-Q1 . This monitor output is used as an asynchronous reset for all of the digital logic inside TPS99000S-Q1 .




図 6-28. Internal DVDD Monitor

The PROJ_ON pin is the main on/off switch for the DLP subsystem. 1 is ON, 0 is OFF. Once DVDD_ARSTZ is released, TPS99000S-Q1 will begin sampling the PROJ_ON pin. If it is low, the system stays in the OFF state. If it goes high, TPS99000S-Q1 begins to progress through the power-on process.

The TPS99000S-Q1 includes a VMAIN *brown out* monitor function. A voltage monitor observes the voltage on the VMAIN input pin, as shown in \boxtimes 6-29. The Zener may be necessary for overvoltage protection of the pin, in case the voltage being monitored has the potential to go high, such as a battery input.

Either PROJ_ON or VMAIN may be used to turn the system on and off, and doing so will remove power to the DLPC23xS-Q1. For fast control of turning the display on and off without removing power to the DLPC23xS-Q1, change the operating mode of the DLPC23xS-Q1 embedded software between 'Standby' and 'Display'.




図 6-29. VMAIN Brown Out Monitor

This monitor is used to provide the DLP subsystem with an early warning that power to the unit is going away. The system will park the DMD mirrors and proceed to a ready-for-power-off state if the VMAIN input voltage falls below a fixed threshold. External resistors should be used to divide the input power rail. Once a VMAIN brownout occurs, the main power rails to the TPS99000S-Q1 must remain within their operating ranges until the TPS99000S-Q1 power-down is complete.

The main power rails to the chipset (6V, 3.3V, 1.8V, and 1.1V) are monitored with real-time power monitors as well. Each of these monitors is logically 'OR'ed together to produce the *pwrgood2* signal in \boxtimes 6-30.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

47






図 6-30. Real-Time Power Rail Monitors

Additionally, all power within the TPS99000S-Q1 can be monitored by the ADC function. DLPC23xS-Q1 software configures the ADC block to collect all voltage information in the system each frame. Any gross out of specification issues are captured and reported as system errors in the DLPC23xS-Q1 system status.

6.3.5 DMD Mirror Voltage Regulator

The DMD mirror voltage regulator generates three high-voltage supply rails: DMD_VRESET, DMD_VBIAS, and DMD_VOFFSET. The DMD regulator uses a switching regulator where the inductor is time-shared between all three supplies. The inductor is charged up to a certain current level and then discharged into one of the three supplies. In cases where a supply does not need additional charge, the time slot normally allocated to that supply is skipped and the supplies requiring more charge receive all of the charging time.

For proper operation, specific bulk capacitance values are required for each supply rail. Refer to *Electrical Characteristics—Temperature and Voltage Monitors* for recommended values for the capacitors. The regulator contains active power down/discharge circuits. To meet timing requirements, total capacitance (actual capacitance, not the nominal) must not exceed these levels by substantial amounts, as defined in *Electrical Characteristics—Temperature and Voltage Monitors*. Power-down timing should be verified in each specific system design. Too low of a total capacitance will result in excessive ripple on the supply rails which may impact DMD mirror dynamic behavior. Care should be taken to use capacitors that maintain the recommended minimum capacitance over the expected operating device temperature range. Large-size packages are required here that do not lose so much capacitance at high voltages.

Although the average current drawn by the DMD on these supplies is small (10s of mA worst case), the peak currents can be several amps over 10s of nano-seconds. To supply this peak current, the use of small-value, high-frequency decoupling capacitors should be included as close as practical to the DMD power input pins.

やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*




図 6-31. DMD Voltage Regulator Circuit

6.3.6 Low Dropout Regulators

The TPS99000S-Q1 includes four low drop out regulators, dedicated to specific internal functions:

- A fixed –8V negative regulator for photodiode reverse biasing (VIN_LDOT_M8 input, VLDOT_M8 output)
- A 5V output regulator for internal analog circuits (VIN_LDOT_5V input, VLDOT_5V output)
- A 3.3V output regulator for internal analog (VIN LDOT 3P3V input, VLDOT 3P3V output)
- A 3.3V output regulator dedicated to the ADC block (VIN_LDOA_3P3 input, VLDOA_3P3 output)

The positive output LDO regulators are all designed to operate from the same nominal 6V input as is needed by the LED selection FET gate driver supply input, DRVR_PWR, and the DMD mirror voltage regulator, VIN_DRST. However, care must be taken to isolate the sensitive analog circuit power supply inputs from switching noise, through dedicated sub-planes and supply filtering techniques. Noise on the analog supply rails will directly impact system dimming range performance, limiting stable operation at low brightness levels.

The negative 8V LDO is designed to use the DMD_VRESET power rail as its power source. (Note that this usage implies that the TIA/photodiode path will not be available for use until the DMD is in a powered-up state.)






図 6-32. Negative 8V LDO Circuit

注意

Applications that do not use a photodiode do not require the -8V regulator. VLDOT_M8 and VIN_LDOT_M8 may be left disconnected if the option in the DLPC230 SW to prevent enabling of the -8V LDO is selected. If these pins are not connected, care must be taken to confirm that the -8V LDO is not enabled. If this regulator is enabled while the pins are disconnected, permanent damage may be caused to the device.

6.3.7 System Monitoring Features

6.3.7.1 Windowed Watchdog Circuits

The TPS99000S-Q1 contains two windowed watchdog circuits that can be used to detect malfunctions within the DLPC23xS-Q1.




図 6-33. Windowed Watchdog Function

The DLPC23xS-Q1 software uses both watchdog circuits. Watchdog #1 (WD1) monitors the internal microprocessor of the DLPC23xS-Q1 through a wire connection to a dedicated GPIO line from DLPC23xS-Q1. Watchdog #2 (WD2) is used to monitor the DLPC23xS-Q1 sequencer operation (through monitoring of the SEQ STRT pin, wired to WD2 input).

When this function is enabled, two registers control the timing of the opening and closing of a watchdog trigger window. Process is initiated by a rising edge on the respective WDx pin. If another rising edge occurs before the

Copyright © 2024 Texas Instruments Incorporated

WD trigger window opens, a watchdog error is issued. If the end of the open window period is reached without receiving a rising edge on WDx, an error is issued. The process restarts any time a WDx rising edge is received. The two watchdogs are independent.

6.3.7.2 Die Temperature Monitors

The TPS99000S-Q1 contains two on-chip die temperature monitors, for reduncy purposes, to monitor the internal temperature of the TPS99000S-Q1. Each monitor has an output that indicates whether the die temperature has exceeded one of two thresholds. One monitors a warning threshold, and the other monitors an over-temperature error threshold. If the warning threshold is exceeded, a processor interrupt may be generated. If the over-temperature error threshold is exceeded during operation, the TPS99000S-Q1 will initiate an emergency shutdown procedure and then wait for a toggle of the PROJ_ON pin to initiate a system restart while operating in a low power state. The system does not proceed through the power-on initialization steps unless the on-die temperature is below the warning threshold. The status of these temperature monitor output bits is available over the SPI buses as long as DVDD and VDD IO power supplies are up and stable.

6.3.7.3 External Clock Ratio Monitor

The TPS99000S-Q1 operates from two primary clock sources: an internal low frequency oscillator (2 MHz, used for system initialization and other maintenance purposes), and an external high speed (30 MHz) clock, SEQ_CLK, used for most timing critical applications, such as the logic inside the illumination control block and ADC. The TPS99000S-Q1 includes a function that reports the ratio of this internal vs. external clock. This ratio is available over the SPI bus. The DLPC23xS-Q1 can check this ratio and compare to expected value. If the ratio is incorrect, there is a possibility the DLPC23xS-Q1 oscillator may have locked to an incorrect harmonic, or some other fault condition has occurred.

6.3.8 Communication Ports

6.3.8.1 Serial Peripheral Interface (SPI)

The TPS99000S-Q1 provides two four-wire SPI ports that support transfers up to 30MHz clock rates. The primary port (SPI1) supports register reads and writes, and serves as the primary set up and control interface for the device. The DLPC23xS-Q1 is the primary of SPI1 to control the TPS99000S-Q1 during system operation. A secondary read-only four wire SPI port (SPI2) is available to provide status information to an optional second microcontroller in the system.

For both ports, the SPIx_SS_Z serves as the active low chip select for the SPI port. A SPI frame is initiated by SPIx_SS_Z pin going low, and is completed when SPIx_SS_Z pin is driven high.

The secondary SPI port serves as a read-only system monitor port. All registers in the address space are read accessible over this port. The protocol is effectively the same as the main port except for being read-only. Note that data is clocked in on the rising edge of the SPI2_CLK.

When using this port, one must always transmit the full transaction packet. Failure to do so may result in corruption of data.





図 6-34. SPI Port 2 Protocol (Read Only)



6.4 Device Functional Modes

The following diagram in 🗵 6-35 illustrates the functional operating modes of the TPS99000S-Q1 .



Park Events include:

Power good low PROJ_ON Low Die Over-Temp Software Park Watchdog Error

図 6-35. Top Level System States

6.4.1 OFF

The asynchronous internal reset of the device places system in this state. All supplies (DMD supplies, 1.1 V, 1.8 V, 3.3 V) are asynchronously disabled and RESETZ output to DLPC23xS-Q1 is held low. Once the internal reset is released, communication over SPI2 is supported.

Exit from OFF state progresses to the STANDBY state. To exit OFF state, the following must all be true:

- VMAIN input monitor must show good status.
- PROJ ON (projector on) input pin must be high.
- The die temperature warning must indicate the die temperature is below the warning threshold. Upon exit of OFF state and before entry to STANDBY, the external 1.1 V, 1.8 V, and 3.3 V supplies are powered on in sequence first 1.1 V, then 1.8 V, then 3.3 V.

Internal monitors of 1.1 V, 1.8 V, and 3.3 V (and 6 V input on VIN_LDOT_5V) will hold off progression to STANDBY until all 4 rails are in operational range. After power is good, RESETZ output signal is held low for a specific period to ensure a proper reset cycle for the DLPC23xS-Q1, and then it is released to transition to STANDBY.

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

6.4.2 STANDBY

Upon entry to STANDBY state, RESETZ is set high and DLPC23xS-Q1 begins its boot process.

Exit options from STANDBY state include:

- A die over temp error sends system to SHUTDOWN state. An over temperature error in the STANDBY state
 means something is wrong with the system.
- · PROJ ON low sends to OFF state.
- · Software commanded power cycle. System proceeds to OFF state.
- If either watchdog timers are enabled by software and an error occurs, system proceeds to OFF state.
- If power unexpectedly goes bad, system proceeds to OFF state.
- DLPC23xS-Q1 software begins to enable DMD voltages. Sends to POWERING_DMD state. This is the first step in DMD voltage enabling process.

During the STANDBY phase, the DLPC23xS-Q1 software performs DMD and DLPC23xS-Q1 sequencer configuration steps. The software is in charge of DMD voltage enable timing, interleaving necessary DMD configuration register writes, and DLPC23xS-Q1 ASIC block configuration steps. After the DLPC23xS-Q1 software begins enabling DMD voltages, the TPS99000S-Q1 proceeds to POWERING DMD state.

6.4.3 POWERING DMD

Once the DLPC23xS-Q1 software begins enabling DMD voltages when in STANDBY, the system enters POWERING_DMD state. In this state, the DLPC23xS-Q1 software performs all steps needed to properly configure and power up the DMD safely.

Exiting from POWERING_DMD state, the DLPC23xS-Q1 software confirms that DMD is powered up. This sends the TPS99000S-Q1 to DISPLAY_RDY state. This is the last step in DMD voltage enabling process.

If a PROJ ON low is received during power on, the TPS99000S-Q1 will still complete the power on sequence.

6.4.4 DISPLAY RDY

In the display ready state, the DLPC23xS-Q1 may enable illumination at any time.

Once the DLPC23xS-Q1 software enables illumination, the TPS99000S-Q1 enters the DISPLAY state.

Exit conditions:

- Illumination enabled: go to DISPLAY ON state. (HUD only)
- A DMD park event has occurred including power not good, PROJ_ON low, die over temp error, software park
 initiated, or software power cycle initiated. These events send the TPS99000S-Q1 to PARKING state.

Note: for headlight only applications the TPS99000S-Q1 does not enter the DISPLAY_ON state. Illumination turns on and off while remaining in DISPLAY_RDY.

6.4.5 DISPLAY ON

System operational, image being displayed. Exit conditions:

- Illumination disabled: go to DISPLAY RDY state.
- An internal DMD park event has occurred (including power not good or PROJ_ON low or die over temp error, or software park initiated, or software power cycle initiated - sends TPS99000S-Q1 to PARKING state.

6.4.6 PARKING

DMD parking is taking place. PARKZ output signal (to DLPC23xS-Q1) is asserted low in this state. Timers count down time then the control for the DMD voltage regulators is disabled. Once the final hardware delay elapses, the next state is STANDBY.

6.4.7 SHUTDOWN

The shutdown state is entered only when a die over temperature condition is experienced. All switchable on chip activity is halted. The only exit conditions from this state are PROJ_ON low (0) or true power off. This state is readable via the 2nd diagnostic SPI port. All power supplies are disabled.

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

53



6.5 Register Maps

6.5.1 System Status Registers

ADDRESS	NAME	BITS	DESCRIPTION
Chip Revision	n ID, R-only, Reset Value 0	000	
	Unused	[15:8]	Unused
0x00	Major	[7:4]	Major revision
	Minor	[3:0]	Minor revision
Status Set, F	R/W, Reset Value 0000 (Writ	ing a 1 to a	any bit field sets flag)
	PG Fault Status	[15]	Asserted when any bin in user register 38h is set
	DM Max width limit	[14]	Maximum DM pulse width achieved. This may or may not be an error, depending on system operational mode
	VXPG Init	[13]	Power good timer for VOFS, VRST, or VBIAS expired
	Main SPI parity error	[12]	Parity error on a SPI1 port transaction occurred (command or write data) on previous command
	ADC block error	[11]	"OR" of all errors in ADC block. Refer to x0D to determine specific error.
	Checksum error 3	[10]	Checksum error in LED / dimming controller section
	Checksum error 2	[9]	Checksum error in light sensor conditioning section
	Checksum error 1	[8]	Checksum error in ADC sub-system section
0x01	WD2	[7]	Watchdog #2 error
UXUT	WD1	[6]	Watchdog #1 error
	Top level state change	[5]	Indicates top level state machine has changed state. Can be used to indicate that the TPS99000S-Q1 has exited DISPLAY state unexpectedly due to a random fault
	Excessive brightness	[4]	Excessive brightness detector indicates an over bright fault condition
	VXPG Fault	[3]	Set 1 by hardware if power good fault occurs for VOFS, VRST, or VBIAS
	DIE Over temp warning	[2]	Thermal conditions on chip have reached the warning level. If temperature continues to rise, system will reach die over temp error temperature and emergency actions will be taken by TPS99000S-Q1
	DIE Over temp error	[1]	Thermal conditions on chip have reached the emergency/error. Emergency actions will be taken by TPS99000S-Q1 to protect the system. This error bit is non-maskable for PARKZ output
	PROJ_ON_LOW	[0]	Projector ON input pin is low (produces a 1 on this status bit).

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

ADDRESS NAME BITS **DESCRIPTION** General Status 1, R-only, Reset Value 0000 Mid-scale reading (1000 ± 1) indicate approximately 30-MHz external signal has been Clock ratio monitor [15:12] applied Open [11:8] Reserved Last Reset (2:0) [7:5] Root cause of last reset cycle, last pass through the OFF state. "000" - true power on cycle, internal reset set/release "001" - PROJ_ON went low "010" - watchdog timer 1 error "011" - watchdog timer 2 error "100" – die over temperature error "101" - SW power cycle command all others unused Top State (4:0) [4:0] Top level state machine current state 0x00 = SHUTDOWN 0x01 = Internal initialization 0x05 0x02 = OFF0x03 = Internal initialization 0x04 = Initializing 1P1V 0x05 = Initializing 1P8V 0x06 = Initializing 3P3V 0x07 = De-assert RESETZ 0x08 = STANDBY 0x09 = VOFFSET enabled 0x0A = VBIAS enabled 0x0B = VRESET enabled 0x0C = DISPLAY READY 0x0D = DISPLAY ON 0x0E = Parking initialized 0x0F = VBIAS and VRESET disabled 0x10 = VOFFSET disabled 0x11 = DMD voltage discharge

6.5.2 ADC Control

ADDRESS	NAME	BITS	DESCRIPTION
ADC Block Status SET, Read/Werror bit in main status.)	/rite, Reset Value 0000 (Wi	riting 1 to	any bit field sets flag. OR of all ADC error bits feed into single ADC
	Unused	[15:8]	Reserved
	AD3 Command Stop-bit Error	[7]	Indicates that a stop bit was missing
	ADC Timeline Error	[6]	Indicates that a new command was received while previous command was still in progress
	Command error	[5]	An error was detected on a serial bus command
	Parity error detected	[4]	A parity error in bit stream was detected
0x0D	Ch2 underflow	[3]	ADC conversion results presented in channel two register experienced an underflow
	Ch2 saturated	[2]	ADC conversion results presented in channel two register are saturated
	Ch1 underflow	[1]	ADC conversion results presented in channel one register experienced an underflow
	Ch1 saturated	[0]	ADC conversion results presented in channel one register are saturated

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

55



6.5.3 General Fault Status

ADDRESS	NAME	BITS	DESCRIPTION
General Fault Status, R-only, F	Reset Value 0000, Value of 1	indicates	s a Fault
	VBIAS Powergood Fault	[15]	VBIAS is below the minimum specified voltage
	VRST Powergood Fault	[14]	VRESET is below the minimum specified voltage
	VOFS Powergood Fault	[13]	VOFFSET is below the minimum specified voltage
	Powergood 1 Fault	[12]	VMAIN or AVDD rail is below the minimum specified voltage (Logical OR).
	Powergood 2 Fault	[10]	At least one of 1.1V, 1.8V, 3.3V, and 6V supplies is below the minimum specified voltage (Logical OR).
	ADC 3V LDO Powergood Fault	[9]	ADC 3V LDO is below the minimum specified voltage
	ADC 3V LDO Over Voltage Fault	[8]	ADC 3V LDO is above the maximum specified voltage
0x38	TIA 3V LDO Powergood Fault	[7]	TIA 3V LDO is below the minimum specified voltage
	TIA 3V LDO Over Voltage Fault	[6]	TIA 3V LDO is above the maximum specified voltage
	TIA5 LDO Over Voltage Fault	[5]	TIA 5V LDO is above the maximum specified voltage
	TIAM8 LDO Powergood Fault	[4]	Negative 8V Photo Diode Bias LDO is below the minimum specified voltage
	TIAM8 LDO Over Voltage Fault	[3]	Negative 8V Photo Diode Bias LDO is above the maximum specified voltage
	V3P3 Powergood Fault	[2]	3.3V is below the minimum specified voltage
	V1P8 Powergood Fault	[1]	1.8V is below the minimum specified voltage
	V1P1 Powergood Fault	[0]	1.1V is below the minimum specified voltage

English Data Sheet: DLPS202

7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The DLP553xS-Q1 and DLP462xS-Q1 chipset is designed to support projection-based automotive applications such as head-up displays (HUD) and high resolution headlights.

The DLP553xS-Q1 chipset consists of three components—the DLP553xS-Q1 (DMD), the DLPC23xS-Q1, and the TPS99000S-Q1. The DLP462xS-Q1 chipset consists of three components—the DLP462xS-Q1 (DMD), the DLPC23xS-Q1, and the TPS99000S-Q1. The DMD is a light modulator consisting of tiny mirrors used to form and project images. The DLPC23xS-Q1 is a controller for the DMD; it formats incoming video and controls the timing of the DMD illumination sources and the DMD to display the incoming video. The TPS99000S-Q1 is a controller for the illumination sources (LEDs or lasers) and a management IC for the entire chipset. In conjunction, the DLPC23xS-Q1 and the TPS99000S-Q1 can also be used for system-level monitoring, diagnostics, and failure detection features.

7.2 Typical Applications

There are two configurations for this chip, HUD and headlight. $\frac{1}{2}$ 7-1 shows the differences in the pin connections between the two configurations.

表 7-1. Pin Configuration Differences for HUD and Headlight

PIN	NAME	DESCRIPTION	HUD	HEADLIGHT
12	COMPOUT	Photodiode (PD) Interface High- speed comparator output	Connect to DLPC23xS-Q1 GPIO_02	No connect
15	SYNC	External LED buck driver sync strobe output	See セクション 7.2.1.2.3	No connect
18	D_EN	LED Interface; Buck High-Side FET Drive Enable	Connect to DLPC23xS-Q1 D_EN (GPIO_04)	Connect to DLPC23xS-Q1 D_EN (GPIO_04) or ground
19	S_EN	LED Bypass Shunt Strobe Input	Connect to DLPC23xS-Q1 S_EN (GPIO_03)	Connect to DLPC23xS-Q1 S_EN (GPIO_03) or ground
20	LED_SEL_0	LED Enable Strobe 0 Input	Connect to DLPC23xS-Q1 PMIC_LEDSEL_0	Connect to DLPC23xS-Q1 PMIC_LEDSEL_0 or ground
21	LED_SEL_1	LED Enable Strobe 1 Input	Connect to DLPC23xS-Q1 PMIC_LEDSEL_1	Connect to DLPC23xS-Q1 PMIC_LEDSEL_1 or ground
22	LED_SEL_2	LED Enable Strobe 2 Input	Connect to DLPC23xS-Q1 PMIC_LEDSEL_2	Ground
23	LED_SEL_3	LED Enable Strobe 3 Input	Connect to DLPC23xS-Q1 PMIC_LEDSEL_3	Ground
38	DRV_EN	Drive enable for LM3409	Driver select enable	Resistor to ground
39	CMODE	Capacitor selection output (allows for a smaller capacitance to be used in CM mode for less over/under shoot). Open drain	See セクション 6.3.1.4.7.	No connect
40	DMUX0	Digital test point output	Either connect to test point or leave unconnected. Do not ground.	Either connect to test point or leave unconnected. Do not ground.
41	DMUX1	Digital test point output	Either connect to test point or leave unconnected. Do not ground.	Either connect to test point or leave unconnected. Do not ground.
43	S_EN1	Low resistance shunt NFET drive enable [High means shunt active]	See セクション 6.3.1.3.3.	Shunt enable / No connect

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

57



表 7-1. Pin Configuration Differences for HUD and Headlight (続き)

NAME			HEADLIGHT
		1102	No connect
S_EINZ	enable [High means shunt active]	See 1/93/ 6.3.1.3.3.	No connect
R_EN	Red channel select. Drive for low side NFET	FET enable	FET enable / No connect
G_EN	Green channel select. Drive for low side NFET	FET enable	FET enable / No connect
B_EN	Blue channel select. Drive for low side NFET	FET enable	FET enable / No connect
AMUX1	Analog Test Mux Output 1	Either connect to test point or leave unconnected. Do not ground.	Either connect to test point or leave unconnected. Do not ground.
AMUX0	Analog Test Mux Output 0	Either connect to test point or leave unconnected. Do not ground.	Either connect to test point or leave unconnected. Do not ground.
VIN_LDOT_M8	Dedicated TIA Interface –8V(nom) LDO external regulation FET drive signal for -8V regulator	Refer to セクション 6.3.6.	Connect as described in セクション 6.3.6 or do not connect (select NC option in SW).
VLDOT_M8	Dedicated TIA Interface –8V (nom) LDO filtered supply (regulated voltage feedback)	Refer to セクション 6.3.6.	Connect as described in セクション 6.3.6 or do not connect (select NC option in SW).
R_IADJ	External resistance for IADJ voltage to current transformation	See セクション 7.2.1.2.3.	Ground
IADJ	Current output used to adjust external LED controller drive current set point	See セクション 7.2.1.2.3.	Ground
ADC_IN1	External ADC Channel 1, see 表 6-2	Connect to LED anode with voltage divider.	No connect / Optional (customer use)
ADC_IN2	External ADC Channel 2, see 表 6-2	Optional (LED input voltage)	No connect / Optional (customer use)
ADC_IN3	External ADC Channel 3, see 表 6-2	No connect / Optional (customer use)	No connect / Optional (customer use)
ADC_IN4	External ADC Channel 4, see 表 6-2	No connect / Optional (customer use)	No connect / Optional (customer use)
ADC_IN5	External ADC Channel 5, see 表 6-2	No Connect / Optional (Thermistor)	No connect / Optional (customer use)
ADC_IN6	External ADC Channel 6, see 表 6-2	No Connect / Optional (Thermistor)	No connect / Optional (customer use)
ADC_IN7	External ADC Channel 7, see 表 6-2	No Connect / Optional (Thermistor)	No connect / Optional (customer use)
	G_EN B_EN AMUX1 AMUX0 VIN_LDOT_M8 VLDOT_M8 VLDOT_M8 R_IADJ IADJ ADC_IN1 ADC_IN2 ADC_IN3 ADC_IN4 ADC_IN5 ADC_IN6	NAME DESCRIPTION	R_EN Red channel select. Drive for low side NFET enable NFET Red channel select. Drive for low side NFET FET enable Side NFET Enable Side NFE

Pulldown resistors are required on the pins in the below table to avoid a floating input during the power-up and power-down conditions.

表 7-2. Pulldown Resistor Requirements

PIN	NAME	TYP
5	ADC_MOSI	10kΩ
6	WD1	10kΩ
16	SEQ_START	10kΩ
17	SEQ_CLK	10kΩ
18	D_EN ⁽¹⁾	10kΩ
19	S_EN ⁽¹⁾	10kΩ
20	LED_SEL_0 ⁽¹⁾	10kΩ
21	LED_SEL_1 ⁽¹⁾	10kΩ
22	LED_SEL_2 ⁽¹⁾	10kΩ
23	LED_SEL_3 ⁽¹⁾	10kΩ
27	SPI1_CLK	10kΩ
30	SPI1_DIN	10kΩ
31	SPI2_DIN	10kΩ

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

58

Product Folder Links: TPS99000S-Q1

表 7-2. Pulldowr	Resistor	Requirements	(続き))
-----------------	----------	--------------	------	---

PIN	NAME	ТҮР
34	SPI2_CLK	10kΩ
49	DMD_VOFFSET ⁽²⁾	56kΩ
50	DMD_VBIAS ⁽²⁾	110kΩ
51	DMD_VRESET ⁽²⁾	68kΩ

- (1) If these pins are not connected to the DLPC23xS-Q1 (as in a headlight configuration), then they may be tied directly to ground without a pulldown resistor.
- (2) Resistor pulldowns are required to create a minimum load for DMD_VOFFSET, DMD_VBIAS, and DMD_VRESET. Each of these pulldowns should provide a load from 0.1mA to 1mA. If the –8V LDO is used, then the pulldown for DMD_VRESET may be eliminated. If only one or zero TIAs are used, then these pulldowns may draw up to 1mA of current.

7.2.1 HUD




図 7-1. HUD System Block Diagram

注

The TPS99000S-Q1 system management and illumination controller is part of the DLP553xS-Q1 and DLP462xS-Q1 chipset, which also includes the DLPC23xS-Q1 DMD display controller.



7.2.1.1 Design Requirements

The DLPC23xS-Q1 is a controller for the DMD and the timing of the RGB LEDs in the HUD. It requests the proper timing and amplitude from the LEDs to achieve the requested color and brightness from the HUD across the entire operating range. It synchronizes the DMD with these LEDs in order to generate full-color video requested from the host.

The DLPC23xS-Q1 receives inputs from a host processor in the vehicle. The host provides commands and input video data. Read and write (R/W) commands can be sent using either the I²C bus or SPI bus. The bus that is not being used for R/W commands can be used as a read-only bus for diagnostic purposes. The input video can be sent over an OpenLDI bus or a parallel 24-bit bus. The SPI flash memory provides the embedded software for the DLPC23xS-Q1's ARM core, color calibration data, and default settings. The TPS99000S-Q1 provides diagnostic and monitoring information to the DLPC23xS-Q1 uses an SPI bus and several other control signals such as PARKZ, INTZ, and RESETZ to manage power-up and power-down sequencing. The DLPC23xS-Q1 interfaces to a TPM411 via I²C for temperature information.

The outputs of the DLPC23xS-Q1 are LED drive information to the TPS99000S-Q1, control signals to the DMD, and monitoring and diagnostics information to the host processor. Based on a host-requested brightness and the operating temperature, the DLPC23xS-Q1 determines the proper timing and amplitudes for the LEDs. It passes this information to the TPS99000S-Q1 using an SPI bus and several additional control signals such as D_EN, S_EN, and SEQ_START. It controls the DMD mirrors by sending data over a SubLVDS bus. It can alert the host about any critical errors using a HOST_IRQ signal.

The TPS99000S-Q1 is a highly integrated mixed-signal IC that controls DMD power, the analog response of the LEDs, and provides monitoring and diagnostics information for the HUD system. The power sequencing and monitoring blocks of the TPS99000S-Q1 properly power up the DMD and provide accurate DMD voltage rails, and then monitor the system's power rails during operation. The integration of these functions into one IC significantly reduces design time and complexity. The highly accurate photodiode (PD) measurement system and the dimming controller block precisely control the LED response. This enables a DLP technology HUD to achieve a very high dimming range (> 5000:1) with accurate brightness and color across the temperature range of the system. Finally, the TPS99000S-Q1 has several general-purpose ADCs that designers can use for system-level monitoring, such as over-brightness detection.

The TPS99000S-Q1 receives inputs from the DLPC23xS-Q1, power rail voltages for monitoring, a photodiode that is used to measure LED response, the host processor, and potentially several other ADC ports. The DLPC23xS-Q1 sends commands to the TPS99000S-Q1 over a SPI port and several other control signals. The TPS99000S-Q1 includes watchdogs to monitor the DLPC23xS-Q1 and ensure that it is operating as expected. The power rails are monitored by the TPS99000S-Q1 to detect power failures or glitches and request a proper power down of the DMD in case of an error. The photodiode's current is measured and amplified using a transimpedance amplifier (TIA) within the TPS99000S-Q1. The host processor can read diagnostics information from the TPS99000S-Q1 using a dedicated SPI bus. Additionally, the host can request the system to be turned on or off using a PROJ_ON signal. The TPS99000S-Q1 has several general-purpose ADCs that can be used to implement other system features such as over-brightness and over-temperature detection.

The outputs of the TPS99000S-Q1 are LED drive signals, diagnostic information, and error alerts to the DLPC23xS-Q1. The TPS99000S-Q1 has signals connected to the LM3409 buck controller for high-power LEDs and to discrete hardware that control the LEDs. The TPS99000S-Q1 can output diagnostic information to the host and the DLPC23xS-Q1 over two SPI buses. It also has signals such as RESETZ, PARKZ, and INTZ that can be used to trigger power down or reset sequences.

The DMD is a micro-electro-mechanical system (MEMS) device that receives electrical signals as input (video data) and produces a mechanical output (mirror position). The electrical interface to the DMD is a SubLVDS interface driven by the DLPC23xS-Q1. The mechanical output is the state of more than 1.3 million mirrors in the DMD array that can be tilted ±12°. In a projection system, the mirrors are used as pixels to display an image.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*



7.2.1.2 Application Design Considerations

7.2.1.2.1 Photodiode Considerations

Placement of the photodiode within the optical path is critical to system performance. Carefully optimizing the placement and electrical response of the photodiode will yield the widest dynamic range for dimming. Treatment of photodiode considerations are addressed in the *Photodiode Selection and Placement Guide* (DLPA082).

Several factors for the photodiode should be considered:

Position:

- Ideally, a position in the illumination path (7-2) should be located that produces strong, but also balanced amplitude signal responses from each of the three LEDs at the system's target white point. Imbalance between the three channels due to non-ideal placement of the detector will limit dynamic range of the dimming system. The TIA supports an RGB trim function to help re-balance an imbalanced system. This feature is useful for completing the process of optimizing the balance of the amplitude signal responses from each LED. But it is still advisable to take care in the design of the illumination path such that the natural balance of the colors is as ideal as practical.
- An additional consideration when determining position of photodiode is back scattered light from the projection path. Some amount of *on state* light will reflect backwards from the surfaces of the projection lens and other objects in the light path after the DMD. If the photodiode is placed in a position that is illuminated by this back scattered light, the photodiode will see a mixture of true illumination light plus this back scattered output light. If the back scattered light is significant, the illumination control loop will be impacted. Also, the back scatter is dependent on the video content (that is, a solid white pattern may cause more back scatter than a solid black pattern), which impacts the full-on full-off contrast.

Irradiance on the Photodiode:

It is also important that the irradiance on the photodiode is not too high or too low. A high magnitude of irradiance can cause saturation and slower response from the photodiode. This varies depending on the specific photodiode selected for use. The TPS99000S-Q1 provides a negative LDO and negative voltage source to provide a low noise –8V reference for reverse biasing the photodiode. Reverse biasing the photodiode (photo conductive mode) increases the amount of irradiance the photodiode can accept without saturating as compared to a zero bias case (photovoltaic mode). On the other hand, a low magnitude of irradiance can make the system more susceptible to noise, including photodiode dark current. It is best to operate at photodiode current levels high enough so that dark current is negligible to avoid potential issues due to other noise sources (noise on cabling, grounding, and so on).

· Cable to remote PD placement:

If the photodiode is located remotely it is recommended to use a low capacitance cable and minimize the cable length. At a minimum: for noise rejection, use a one conductor shielded cable with the photodiode bias (cathode) connected to the cable shield and the photodiode output (anode) connected to the inner conductor. Better noise rejection is possible using shielded two conductor cables with the shield tied to a low noise ground. Experiments may be necessary to determine an optimal photodiode position to achieve adequate response balance between the colors and an acceptable irradiance level. Care must be taken to not exceed the maximum total photodiode capacitance (diode plus cable and connectors) as specified in the photodiode capacitance (diode plus cable and connectors) as specified in the photodiode capacitance to optimize response for specific solutions. DLPC23xS-Q1 flash configuration options allow tuning of this feedback capacitance for optimal slew rate and stability performance.

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

61






図 7-2. Photodiode Placement

The photodiode conditioning circuits include several features to improve performance and integration:

- · Independent red, green, and blue parameters for gain and offset
- Selectable feedback capacitance
- · Integrated negative LDO, to provide photodiode reverse bias

7.2.1.2.2 LED Current Measurement




図 7-3. LED Current Measurement Wiring

7.2.1.2.3 Setting the Current Limit

The current limit of the LM3409 is determined by the current draw of the IADJ pin of the TPS99000S-Q1, which is controlled by an internal DAC and an external resistor connected to the R_IADJ pin of the TPS99000S-Q1. The approximate peak current limit can be calculated using the following equation:

$$I_{LIM} = \frac{V_{DAC}}{R_{ADJ}} * \frac{R_{CSP}}{R_{HSS}}$$

Where:

- V_{DAC} is the voltage of the current control DAC.
- R_{ADJ} is the resistor attached to the R_IADJ pin of the LM3409. Due to the maximum current, this circuit can output, it is recommended that this value be 1kΩ or higher
- R_{SCP} is the resistor attached to the CSP pin of the LM3409. Use the same value for R_{CSN}.
- R_{HSS} is the high-side sense resistor of the LM3409 control circuit.




図 7-4. Current Limit Configuration Circuit

7.2.1.2.4 Input Voltage Variation Impact

Although the blanking current control makes the TPS99000S-Q1-based systems less susceptible to ill effects from input voltage variations, it is still recommended that a stable, preregulation voltage source be used to supply the VLED power rail (as shown in the functional block diagram). Changes in input voltage to the driver will have impact on slew rates or rising edges of ripple waveforms in continuous operation mode. These variations will slightly alter the total integrated light output per pulse, which can cause noticeable variations in color balance and brightness as input voltage changes.

7.2.1.2.5 Discontinuous Mode Photo Feedback Considerations

System designs should consider the amount of additional capacitance placed in parallel with the photodiode, and the capacitance of the photodiode itself. While the TPS99000S-Q1 is designed to function with a very wide range of total capacitance, the lowest light level brightness performance is directly impacted by this capacitance. Higher TIA1 input capacitance will result in a brighter minimum brightness achievable by the system due to this light pulse overrun phenomenon. This results in a reduction of the dimming range. (For highest performance, a system designer can minimize total capacitance of the photodiode, photodiode cable, and connector system).

The leading edge of the light pulse in discontinuous mode is controlled by the charging rate of the capacitance in parallel with the LED. The photo feedback DAC sets the threshold to turn on the shunt FET which shunts the current away from the LED. Latency in the photo feedback loop will result in the light climbing higher than the threshold as shown in $\boxed{2}$ 7-5. The amount of light that occurs after the threshold is reached (shown as hashed green area) is the majority of the light at the lowest discontinuous mode brightness levels. $\boxed{2}$ 7-5 also shows that a reduction in photo feedback DAC level by a factor of two does not reduce the total light pulse power by a factor of two because of the light that occurs after the threshold. The amount of light overrun after the threshold is a function of the photo feedback latency, inductor initial current, capacitance in parallel with the LED, LED voltage to current characteristics and shunt FET timing.




図 7-5. Discontinuous Pulse Overrun

7.2.1.2.6 Transimpedance Amplifiers (TIAs, Usage, Offset, Dark Current, Ranges, RGB Trim)

The TPS99000S-Q1 includes support for up to two system photodiode inputs.

TIA1 is used as the primary photo feedback channel. It supports 14 unique gain settings, spanning 0.75kV/A to 288kV/A. In addition, these gain settings can be adjusted downward by a high-resolution trim function, in a range of 1.0x to 0.2x. This trim function has independent RGB settings, supporting color rebalancing (such as trimming RGB feedback signals so that white light produces roughly equal voltages at TIA output for each color). Color rebalancing helps keep all three color channels in the working voltage range to maximize dynamic range. $\boxed{2}$ 7-6 shows the TIA1 model.

見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*




図 7-6. TIA1 Trim, Offset, and Gain Stages

TIA2 supports a single trim value and single dark offset value but is otherwise identical to TIA1.

注

TIA2 shall only be used for diagnostic purposes, and it is not recommended to use it for primary photo feedback amplification. If TIA2 is used to measure projector output or illumination light, this lack of multiplexed RGB parameters for trim and dark offset will limit its usage to looking only at one color at a time for situations where the highest gain settings are used in combination with high color to color electrical response imbalance. For lower gain settings or situations where the photodiode responses are naturally balanced, all 3 colors likely can be monitored with TIA2.

The trim settings may be used to lower the total gain of the TIA amplifiers. This provides flexibility to allow higher photodiode currents to be used without saturating the TIA. For example, with the trim setting limited to 0.5×, a 0.75kV/A gain selection can be considered a 0.375kV/A effective gain setting. The supported maximum photodiode current doubles in this case.

Both TIAs are designed to support a wide range of photodiode capacitances. A variable, internal compensation capacitor network is available to tune the circuit for maximum performance for a given photo diode and cable combination.

Both TIAs can be independently enabled or disabled. When a TIA is disabled, it is placed in a low-power mode to optimize power consumption.

TIA2 can be used for an over-brightness detection input or ADC measurements. It supports two outputs: 1) a higher bandwidth output, optimized for measuring photodiode response of CM bit slice light pulses, and 2) a much lower bandwidth output, optimized for measuring light flux filter over periods spanning at least one video frame. TIA1 supports these same two outputs, plus one more: a very high bandwidth output used for the real-time color control loop photo feedback. See **D>3>* 5.5* for BW and slew rate specifications for this use case.

One potential use for TIA2 is for system-level brightness detection.



8 Power Supply Recommendations

The TPS99000S-Q1 requires two power inputs and also provides several power outputs, as well as controlling additional external power supplies. The power supply architecture is explained in セクション 8.3.

8.1 TPS99000S-Q1 Power Supply Architecture

- 6.5V is the recommended operating voltage for HUD designs because the LM3409 locks out at voltages below 6V; therefore, the system designer may choose 6.5V to power both devices. If the LM3409 is not used with the TPS99000 (as in most headlight designs), then any voltage may be used that meets the セクション 5.3 of the device.
- 3.3V (LDO recommended)

8.2 TPS99000S-Q1 Power Outputs

- · DMD Required Voltages:
 - DMD_VOFFSET
 - DMD VBIAS
 - DMD VRESET
- -8V Photodiode Bias
- Internally used LDOs. These are not designed to be used externally, but are listed here as they require
 external bypass capacitors:
 - 5V
 - 3.3V TIA
 - 3.3V ADC

8.3 Power Supply Architecture

The power supply architecture depends on the amount of power required for the illumination source. For HUD applications that require precise color and white point control, it is highly recommended to preregulate the illumination power supply, as voltage variations can cause variations in the LED output. For non-color critical applications, the designer may choose to completely isolate the illumination driver. In addition, if two or more LEDs are driven in series, then the preregulated voltage must be higher than the voltage of the LEDs. The different architectures are shown below.

Note that the architectures make use of the LM25118 as a preregulator. This part uses a buck-boost architecture that enables it to supply the required 6.5V with a battery voltage input of 6V to 18V. If the battery input can be assured to be above the 6.5V output voltage, then a buck architecture can be used instead, resulting in BOM savings.

問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS99000S-Q1*




図 8-1. Architecture Number 1: HUD Application with LED Forward Voltage Less than 5V

In this application, the same preregulator is used to power the 6.5V rail as well as the LM3409. Since the LM3409 input voltage must be kept above 6V, the preregulator is set to 6.5V.






図 8-2. Architecture Number 2: HUD Application with Two LEDs in Series Configuration

In this application, the preregulator must be designed to operate at a higher output voltage to drive two LEDs in series. Because the TPS99000S-Q1 requires a VIN from 5.5V to 7V, a small buck regulator is used to generate a 6V power rail.




図 8-3. Architecture Number 3: Headlight Application with Independent Illumination

In this application, the power used to drive the illumination is separate from the TPS99000S-Q1. This is possible in applications where the illumination driver can be very simple. Although the LM25118 is shown here, a different regulator would likely be selected in this application because the maximum current requirements are much less with the illumination power path removed.

69

Product Folder Links: TPS99000S-Q1

9 Layout

9.1 Layout Guidelines

The TPS99000S-Q1 is both a power and precision analog IC. As such, care must be taken to the layout of certain signals and circuits within the system. Along with general layout best practices, pay attention to the following areas of detail, which are discussed in this document.

- Power/high current signals
- Sensitive analog signals
- High-speed digital signals
- High-power current loops
- Kelvin sensing connections
- Ground separation

9.1.1 Power/High Current Signals

The TPS99000S-Q1 contains two blocks that switch a relatively high amount of current. The first of these is the switching regulator which generates the voltages used by the DMD. The second is the integrated LED FET gate drivers.

The DMD regulator consists of the following pins of the TPS99000S-Q1:

PIN **PEAK BOARD CURRENT** NAME DMD VOFFSET 49 800mA 50 DMD_VBIAS 800mA 51 DMD VRESET 800mA 52 DRST LS IND 800mA 53 DRST PGND 800mA DRST_HS_IND 800mA 54 55 VIN DRST 800mA 56 VSS DRST 800mA

表 9-1. TPS99000S-Q1 DMD Regulator Pins

The value of 800mA for these pins relates to the peak current through the inductor due to the nature of the switching regulator architecture. The DC for these paths will be closer to the load current drawn by the DMD.

The high-current LED gate drive pins consist of the following TPS99000S-Q1 pins:

資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 9-2. TPS99000S-Q1 High Current LED Gate Driver Pins

PIN	NAME	PEAK BOARD CURRENT
42	DRVR_PWR	1A
43	S_EN1	1A
44	S_EN2	1A
45	R_EN	100mA
46	G_EN	100mA
47	B_EN	100mA
48	VSS_DRVR	1A

Again, these values are for peak currents. In a typical application, these signals will be driven at a relatively low average frequency, about 10kHz. Assuming a FET gate capacitance of 2nF and that the FETS are driven at 6V, the magnitude of the DC draw of these signals is approximately:

$$I = 2 \times C \times deltaV \times f = 2(2nF)(6V)(10kHz) = 240\mu A$$
 (1)

Product Folder Links: TPS99000S-Q1

English Data Sheet: DLPS202

For the power and ground signals, this number should be multiplied by the number of active FETs, giving a value of around 1.25mA.

In addition to these high current signals that are driven by the TPS99000S-Q1, the LED driver electronics will likely have other circuits that handle the high currents required by the LEDs. These currents may be as high as 6A and therefore also requires special consideration by the layout engineer. As a guide for the PCB trace width requirements, the reader is referred to TI's Application Note (SLUA366). The PCB trace widths used in TI's design were:

表 9-3. PCB Trace Widths

SIGNAL GROUP	PCB TRACE WIDTH	
DMD Regulator	10 mils	
Gate Drivers	5 mils	
LED Driver	200 mils minimum, but maximize where possible to decrease power loses	

9.1.2 Sensitive Analog Signals

The following signals are analog inputs to TPS99000S-Q1. Most of these analog inputs are DC levels and are somewhat insensitive to noise, but others are part of the real-time color control algorithm of the TPS99000S-Q1 and therefore must be kept immune from noise injection from other signals. The list of analog input pins is as follows:

表 9-4. TPS99000S-Q1 Analog Input Pins

PIN	NAME	SIGNAL TYPE	
70	TIA_PD2	Real-time	
73	TIA_PD1	Real-time	
82	LS_SENSE_N	Real-time	
83	LS_SENSE_P	Real-time	
85	ADC_IN1	Real-time	
86	ADC_IN2	DC	
88	ADC_IN3	DC	
90	ADC_IN4	DC	
92	ADC_IN5	DC	
93	ADC_IN6	DC	
94	ADC_IN7	DC DC	
96	V3P3V		
97	V1P8V	DC	
98	V1P1V	DC	

In particular, the photodiode inputs TIA_PD1 and TIA_PD2 are especially sensitive to noise as they are inputs to very high gain amplifiers. It is recommended to shield these signals from noise with a ground trace next to the signal.

9.1.3 High-Speed Digital Signals

The TPS99000S-Q1 has three serial interfaces that transmit data into and out of the device. All of these interfaces have a maximum clock speed of 30MHz. To help prevent high levels of EMI emissions, these signals should be laid out with impedance-matched, low-inductance traces. In particular, the three clocks for these interfaces should be low inductance, and if a cable or a connector is used, the clock signal should be adjacent to the ground signal return.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

71



表 9-5. SPI1 Interface from DLPC23xS-Q1 to TPS99000S-Q1

PIN	NAME	FUNCTION
27	SPI1_CLK	Clock (30MHz)
28	SPI1_SS_Z	Secondary Select
29	SPI1_DOUT Data	
30	SPI1_DIN	Data

表 9-6. SPI2 Interface from Customer MCU to TPS99000S-Q1

PIN	NAME	NAME FUNCTION	
31	SPI2_DIN	Data	
32	SPI2_DOUT	Data	
33	SPI2_SS_Z Secondary Select SPI2_CLK Clock (up to 30MHz)		
34			

表 9-7. ADC3 Interface from DLPC23xS-Q1 to TPS99000S-Q1

PIN	NAME	FUNCTION
4	ADC_MISO	Data
5	ADC_MOSI	Data
17	SEQ_CLK	Clock (30MHz)

To avoid crosstalk, a PCB trace spacing requirement is suggested, such as the "3 W rule" which specifies that if the trace width is 5 mils, then traces should be spaced out at least 15 mils from center to center. On TI's PCB design, the typical trace spacing was 20 mils.

As explained in the t = 6.3.1.4 section, the COMPOUT signal indicates the DLPC23xS-Q1 that the discontinuous mode light pulses have been completed. This signal must have a fast response time to create small light pulses. For this reason, it is recommended that this signal has a limited trace capacitance, as mentioned in $\frac{1}{2}$ 9-8.

表 9-8. Trace Capacitance

PIN	NAME	PARAMETER	TYP	MAX	UNIT
12	COMPOUT	Trace capacitance	20	50	pF

9.1.4 High Power Current Loops

Due to the architecture of switched mode power supplies used to power the LED driver, there exist several current loops that can create interference. The best way to mitigate the effects of these loops is to minimize the area. Since the location of these loops is dependent on the LED drive architecture, the reader is referred to the data sheets of those parts for specific layout recommendation guidelines.

However, the TPS99000S-Q1 does add an additional current loop which is specific to how it enables the LEDs in low brightness conditions. When operating the TPS99000S-Q1 in discrete pulsed mode to achieve low light levels of LEDs, current flows through a shunt FET in the LED driver, creating a current loop that can inject noise into other circuits. The current loop is shown in \boxtimes 9-1.

Product Folder Links: TPS99000S-Q1

English Data Sheet: DLPS202




図 9-1. Discontinuous Mode Current Loop

Here, the net LED_COMMON_ANODE is at the forward voltage of the LED when it is conducting current, and LOW_SIDE_SENSE is at near ground potential. When forming pulses in discrete pulsed mode, the S_EN1 FET redirects the current from the LED, causing it to turn off quickly. This has the added effect of discharging the 1 μ F capacitor, creating a brief, high current loop consisting of the S_EN1 FET, the CMODE FET, and the 1 μ F capacitor. There is also a secondary loop created by the S_EN1 FET and the 0.1 μ F capacitor. This set of components should be placed in a way to keep these loops small. One such possible placement is shown in \boxtimes 9-2.




図 9-2. High Power Layout

9.1.5 Kelvin Sensing Connections

There are many places in the system design where the current through a signal path is measured by using a sense resistor in series with the signal path. In these cases, the resistor should be connected by using a "Kelvin" connection, or a "Force-Sense" connection. This means that two connections are made to the resistor that carry the high level of current, and two connections are made separately to measure the voltage across the resistor. This prevents the sense lines from being affected by the extra resistance of the copper traces, and makes the measurement more accurate. An example of the "Force-Sense" connection is shown in \boxtimes 9-3.

73

Product Folder Links: TPS99000S-Q1






図 9-3. Kelvin Sensing Layout

The TPS99000S-Q1 uses a sense resistor to measure the current delivered to the LEDs. These differential sense lines are the inputs to the part LS_SENSE_P and LS_SENSE_N. It is important to notice that although LS_SENSE_N may be electrically connected to ground by the netlist, this signal must be routed as a separate trace to prevent it from being affected by changes in the ground plane.

9.1.6 Ground Separation

Separated ground planes are good for isolating noise from different parts of the circuit to other. However, when designing with separate ground planes, one must be careful of how the signals are routed to avoid large inductive loops. If separate ground planes are used, TI recommends the following ground connections to the TPS99000S-Q1 . In addition, the grounds should be connected electrically by a via or a 0Ω resistor. If a unified ground plane is used, the following can be used as a guideline for which groups of signals should be routed apart from other signals.

PIN NAME **GROUND** VSS IO 13, 35 Digital **DVSS** 24 Digital 25, 60, 75, 99 **PBKG** Analog 48 VSS DRVR Power DRST_PGND 53 Power 56 VSS DRST Power 66 GND LDO Analog VSS_TIA 71, 72 Analog 78, 100 **AVSS** Analog 81, 84, 87, 89, 91 VSSL ADC Analog Thermal Pad DAP Analog

表 9-9. TPS99000S-Q1 Ground Separation

10 Device and Documentation Support

10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知]をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (October 2020) to Revision A (August 2024)

このドキュメントは、最新の テキサス・インスツルメンツおよび業界データシート標準に準拠して更新されています。....1

• TPS99000S-Q1 システム管理コントローラで可能なすべての組み合わせを含むように、本書全体の複数箇所で DMD およびコントローラの参照を一般化。......1

• Footnote (3) and (4) added to Power-Up Timing Requirements Table explaining how to account for each Swapped pin 76 and 77 in the Continuous Mode Signal Example figure......29 Swapped pin 76 and 77 in Blanking Current Paths31

Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

75

Page



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック (ご意見やお問い合わせ) を送信
Product Folder Links: TPS99000S-Q1

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 31-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS990STPZPQ1	Active	Production	HTQFP (PZP) 100	90 JEDEC	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS990STPZP
				TRAY (10+1)					
TPS990STPZPQ1.A	Active	Production	HTQFP (PZP) 100	90 JEDEC	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS990STPZP
			, ,,	TRAY (10+1)					
TPS990STPZPRQ1	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS990STPZP
TPS990STPZPRQ1.A	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS990STPZP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 31-Oct-2025

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TPS990STPZPQ1	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	15.4	20.3	21
TPS990STPZPQ1.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	15.4	20.3	21

14 x 14 mm Pkg Body, 0.5 mm pitch 16 x 16 mm Pkg Area


PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK




NOTES:

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration MS-026, variation ACD.
- 4. Strap features may not be present,



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月