







TPS92682-Q1 JAJSHS0C - MARCH 2019 - REVISED MARCH 2021

TPS92682-Q1 SPI インターフェイス搭載、 デュアル・チャネルの定電圧/定電流コントローラ

1 特長

- AEC-Q100 グレード 1 認定済み •
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可 能
- 広い入力電圧範囲:4.5V~65V
- -40℃~150℃の接合部温度範囲にわたって ±4% 以 内の LED 電流精度
- SPI 通信インターフェイス
- SPI のプログラム可能な機能
 - スペクトラム拡散による EMI の改善
 - ソフトスタートのタイミング制御
 - ILED 電流と出力電圧の設定
 - 電流制限、過電圧、フォルト・タイマ
 - シングルおよびデュアル位相
 - CV および CC モードの構成
- デュアル・チャネルのピーク電流モード (PCM) コントロ ーラ
- 低入力オフセットのレール・ツー・レール電流センス・ア ンプ
- アナログ調光
- 外部の直列 FET PWM 調光と、内蔵 P チャネル・ドラ イバ・インターフェイス
 - 1000:1 を超える PWM 調光範囲
- チャネルごとのオープン・ドレインのフォルト・フラグ・イ ンジケータ
- スイッチング周波数を最高 1MHz にプログラム可能、 外部クロックとの同期も可能
- 包括的でプログラム可能なフォルト保護回路
- ウェッタブル・フランク付きの VQFN パッケージ

2 アプリケーション

- 車載用前方照明
- 緊急車両
- 一般的な照明

3 概要

TPS92682-Q1 は、SPI 通信インターフェイスを備えたデ ュアル・チャネル・ピーク電流モード・コントローラです。本 デバイスは、定電圧 (CV) または定電流 (CC) モードで動 作するようにプログラムできます。

CV モードでは、2 つの独立した、または 2 位相の昇圧電 圧レギュレータとして動作するように、TPS92682-Q1 をプ ログラムできます。出力電圧は、外部の抵抗分圧器、およ び SPI でプログラムできる 8 ビット DAC を使用して設定 します。

CC モードでは、デュアル・チャネルの昇圧または降圧 LEDドライバ・トポロジをサポートするように設計されてい ます。LED 電流は、アナログまたは PWM 調光手法により 独立して変調できます。プログラム可能な8ビット DAC を 使用して、28:1を超える範囲のアナログ的調光が可能で す。LED 電流による PWM 調光は、目的のデューティ・サ イクルで PWM 入力ピンを直接変調する方法と、SPI でプ ログラムできる 10 ビットの PWM カウンタを使用する方法 のどちらかで行います。オプションの PDRV ゲート・ドライ バ出力を使用して、外部の P チャネル直列 MOSFET を 駆動できます。


TPS92682-Q1 には、SPI でプログラムできる高度な診断 およびフォルト保護として、サイクル単位の電流制限、出 力の過電圧および低電圧保護、ILED の過電流保護、熱 警告などの機構が組み込まれています。本デバイスには、 チャネルごとにオープン・ドレインのフォルト・インジケータ 出力も内蔵されています。

TPS92682-Q1 には LH ピンが搭載されており、HIGH に 設定するとLH (Limp Home) モードが開始されます。LH モードでは、SPI でプログラムされるレジスタの異なるセッ トを使用します。

デバイス情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TPS92682-Q1	VQFN (32)	5.0mm × 5.0mm
TPS92682-Q1	HTSSOP (32)	11.0mm × 6.1mm

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1	特長	1
	アプリケーション	1
3	概要	1
	Revision History	2
	Pin Configuration and Functions	
6	Specifications	5
	6.1 Absolute Maximum Ratings	5
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	
	6.6 Typical Characteristics1	1
7	Detailed Description1	5
	7.1 Overview1	5
	7.2 Functional Block Diagram1	5
	7.3 Feature Description1	8
	7.4 Device Functional Modes	1
	7.5 Programming	5
	7.6 TPS92682 Registers	

8 Application and Implementation	53
8.1 Application Information General Design	
Considerations	53
8.2 Application Information CC Mode	55
8.3 Typical Application CV Mode	62
8.4 Typical Application CC Mode	69
8.5 Typical Application CV Mode	77
9 Power Supply Recommendations	83
10 Layout	84
10.1 Layout Guidelines	84
10.2 Layout Example	84
11 Device and Documentation Support	86
11.1ドキュメントの更新通知を受け取る方法	<mark>86</mark>
11.2 サポート・リソース	86
11.3 Trademarks	
11.4 静電気放電に関する注意事項	86
11.5 用語集	
12 Mechanical, Packaging, and Orderable	
Information	<mark>86</mark>


4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision B (July 2020) to Revision C (March 2021)	Page
• RHB (VQFN) パッケージを追加	
Added RHB package thermal information	6
• Added 式 12 for the BUCK-BOOST FET RMS current	53
Added Programming Example for Two-Channel CC Mode section	
Added Programming Example for Two Phase CV ROOST section	67
Added Programming Example for Two-Phase CV BOOST section	
	Page
Changes from Revision A (August 2019) to Revision B (July 2020)	Page
Changes from Revision A (August 2019) to Revision B (July 2020) ・「特長」に機能安全の箇条書き項目を追加 ・文書全体にわたって表、図、相互参照の採番方法を更新	Page 1
 Added Programming Example for Two-Phase CV BOOST section Changes from Revision A (August 2019) to Revision B (July 2020) 「特長」に機能安全の箇条書き項目を追加 文書全体にわたって表、図、相互参照の採番方法を更新 Added HTSSOP package Added DAP package thermal information 	Page 1 1

	langes nom kevision		i uge
•	「事前情報」から「量産デー	ータ」に変更	1



5 Pin Configuration and Functions








図 5-2. DAP Package 32-Pin TSSOP with PowerPAD Top View



表 5-1. Pin Functions

	PIN		PIN		PIN			
NAME	VQFN NO.	HTSSOP NO.	I/O ⁽¹⁾	DESCRIPTION				
AGND	30	11	Р	Signal ground				
COMP1	29	10	I/O	Connect to an integral or integral-proportional compensation network to ensure stability for channel-1.				
COMP2	12	25	I/O	Connect to an integral or integral-proportional compensation network to ensure stability for channel-2.				
CSN1	27	8	I	High-side current sense amplifier input (-) for channel-1				
CSN2	14	27	I	High-side current sense amplifier input (-) for channel-2				
CSP1	26	7	I	High-side current sense amplifier input (+) for channel-1				
CSP2	15	28	I	High-side current sense amplifier input (+) for channel-2				
EN	2	15	I	Hardware enable. Pull this pin low to enter shutdown.				
FB1/OV1	25	6	I/O	Connect using a resistor divider to VOUT1 to set OVP threshold (and VOUT in CV mode) for channel-1.				
FB2/OV2	16	29	I/O	Connect using a resistor divider to VOUT2 to set OVP threshold (and VOUT in CV mode) for channel-2.				
FLT1	10	23	0	Open-drain fault output for channel-1 (or both channels if PIN-11 is programmed to be SYNC).				
FLT2/ SYNC	11	24	I/O	Dual function pin (programmable) either open-drain fault output for channel-2 or SYNC input				
GATE1	22	3	I/O	Channel-1 gate driver output for external N-channel FET				
GATE2	19	32	I/O	Channel-2 gate driver output for external N-channel FET				
ISN1	24	5	I	Switch current sense input (-) for channel-1. Connect to the GND connection of the external switch-current sense resistor.				
ISN2	17	30	I	Switch current sense input (-) for channel-2. Connect to the GND connection of the external switch-current sense resistor.				
ISP1	23	4	I	Switch current sense input (+) for channel-1. Connect to external switch current sense resistor between N-channel FET and ground.				
ISP2	18	31	I	Switch current sense input (+) for channel-2. Connect to external switch current sense resistor between N-channel FET and ground.				
LH	9	22	I	Digital input, when set high, the device enters the limp home mode.				
MISO	7	20	0	SPI slave data output				
MOSI	8	21	I	SPI slave data input				
PDRV1	28	9	I/O	Channel-1 P-channel gate driver. Connect to gate of external series P-channel FET switch.				
PDRV2	13	26	I/O	Channel-2 P-channel gate driver. Connect to gate of external series P-channel FET switch.				
PWM1	3	16	I	Connect to external PWM signal to enable PWM dimming for channel-1.				
PWM2	4	17	I	Connect to external PWM signal to enable PWM dimming for channel-2.				
PGND	20	1	Р	Power ground				
RT	32	13	I/O	Set internal clock frequency by connecting a resistor to ground				
SCK	6	19	I	SPI clock input				
SSN	5	18	I	SPI chip select input				
VCC	21	2	Р	7.5-V low-dropout regulator output				
VDD	31	12	Р	5-V LDO output				
VIN	1	14	Р	High-voltage input (65 V) to internal LDO				

(1) I = input, O = output, P = power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
	VIN, EN, CSPx, CSNx	-0.3	65	V
Input voltage	CSPx to CSNx ⁽³⁾	-0.3	0.3	V
	ISPx, ISNx	-0.3	8.8	V
	SSN, SCK, MOSI, LH, RT, FLTx	-0.3	5.5	V
	FBx/OVx	-0.3	5.5	V
	PWMx	-0.3	5.5	V
	VCC, GATEx	-0.3	8.8	V
	VDD	-0.3	5.5	V
Output voltage ⁽⁴⁾	PDRV	V _{CSP} -8.8	V _{CSP}	V
	MISO	-0.3	5.5	V
	COMPx	-0.3	4	V
Course ourrent	I _{GATE} , (pulsed < 20 ns)		500	mA
Source current	I _{PDRV} , (pulsed < 10 μs)		50	mA
Cink ourrant	I _{GATE} (pulse < 20 ns)		500	mA
Sink current	I _{DDRV} (pulse < 10 μs)		50	mA
Operating junction temperation	ature, T _J	-40	150	°C
Storage temperature, T _{stg}			165	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND unless otherwise noted

(3) Continuous sustaining voltage

(4) All output pins are not specified to have an external voltage applied.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per AEC Q100-002, all pins ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011	±500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Supply input voltage	6.5	14	65	V
VIN, crank	Supply input, battery crank voltage	4.5			V
V _{CSP} , V _{CSN}	Current sense common mode voltage ⁽¹⁾	0		60	V
f _{SW}	Switching frequency	100		700	kHz
f _{SYNC}	Synchronization frequency range, vs f _{CLK} set by RT	0.8×f _{CLK}		1.2×f _{CLK}	Hz
F _{SS}	Spread-spectrum modulation frequency	0.1		10	kHz
T _A	Operating ambient temperature	-40		125	°C

(1) For current sense common mode voltage below 6.5 V, PFET dimming may not be applied



6.4 Thermal Information

		TPS92682-Q1				
	THERMAL METRIC ⁽¹⁾	RHM (VQFN)	RHB (VQFN)	DAP (HTSSOP)	UNIT	
		32 PINS	32 PINS	32 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	31.2	31.6	27.3	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	21.9	22.0	18.7	°C/W	
R _{θJB}	Junction-to-board thermal resistance	12.1	11.7	9.7	°C/W	
ΨJT	Junction-to-top characterization parameter	0.2	0.3	0.2	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	12.0	11.7	9.6	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.3	2.3	2.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ V}_{\text{IN}} = 14\text{V}, \text{ VIADJDACx} = 0\text{xDF}, \text{ C}_{\text{VCC}} = 1\mu\text{F}, \text{ C}_{\text{VDD}} = 1\mu\text{F}, \text{ C}_{\text{COMP}} = 2.2\text{nF}, \text{ R}_{\text{CS}} = 100\text{m}\Omega, \text{ R}_{\text{T}} = 50\text{k}\Omega, \text{ V}_{\text{PWM}} = 5\text{V}, \text{ no load on GATE and PDRV, DIV=4 (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAG	GE (VIN)					
I _{IN-SHDN}	Input shutdown current	$V_{EN} = 0 V, V_{CSP} = V_{CSN} = V_{PDRV} = 0$ V		10		μA
		V _{EN} = 0 V, V _{CSP} = 14 V		10.5		
I _{IN-STBY}	Input standby current	Software EN1 and EN2 = 0, V_{PWM1} = V_{PWM2} = 0 V		2.3		mA
I _{IN-SW}	Supply switching current	VCC=7.5V, C _{GATEx} = 1nF, Both channels are switching		10		mA
VCC BIAS SUP	PLY					1
		VCC rising threshold, V _{VIN} = 8 V		4.5	4.9	V
VCC _{UVLO}	Supply under-voltage protection	VCC falling threshold, V _{VIN} = 8 V	3.7	4.1		V
		Hysteresis		411		mV
VCC _(REG)	VCC regulation voltage	No load	7	7.5	8	V
I _{VCC(LIMIT)}	VCC current limit	V _{VCC} = 0 V	40			mA
VCC _{DO}	VCC LDO dropout voltage	I _{VCC} = 30 mA, V _{VIN} = 4.5 V		300	475	mV
VDD BIAS SUP	PLY					
VDD _(REG)	VDD regulation voltage	No load	4.85	5	5.25	V
VDD _(POR-RISE)	VDD rising threshold	V _{VIN} = 5 V			4.1	V
VDD _(POR-FALL)	VDD falling threshold	V _{VIN} = 5 V	2.58			V
VDD _{DO}	VDD LDO dropout voltage	I _{VDD} = 15 mA, V _{VIN} = 4.5 V			400	mV
I _{VDD(LIMIT)}	VDD current limit	V _{VDD} = 0 V	30	39	50	mA
ENABLE INPUT	г					
V _{EN}	EN voltage threshold		1.12	1.21	1.3	V
V _{EN-HYS}	EN pin hysteresis	Difference between rising and falling threshold		100		mV
I _{EN}	EN PIN input bias current	V _{EN} = 14 V		5		μA
OSCILLATOR		- · · · ·				
f	Switching frequency	RT = 200kΩ, DIV=4	85	100	115	kHz
f _{SW}	Switching frequency	RT = 50kΩ, DIV=4	340	400	460	kHz
V _{RT}	RT PIN voltage			1		V
SPREAD SPEC	TRUM DAC	·				
DAC _{DT-BITs}	Internal DAC resolution			8		Bits
DAC _{DT-MAX}	DAC maximum voltage			1.156		V
DAC _{DT-MIN}	DAC minimum voltage			855		mV
GATE DRIVER		· · · · · ·				
R _{GH}	Driver pull-up resistance	I _{GATE} = -10 mA		5.1	11.2	Ω
R _{GL}	Driver pull-down resistance	I _{GATE} = 10 mA		4.1	10.5	Ω
SWITCH CURR	ENT SENSE and ILIMIT	· · · · ·				
	ILIM threshold PWM = LOW	V _{PWMx} = 0 V, CHxILIM = XX	649	711	769	mV
		V _{PWMx} = 5 V, CHxILIM = 11	228	253	277	mV
VILIM(THR)		V _{PWMx} = 5 V, CHxILIM = 10	132	151	171	mV
	ILIM threshold PWM = HIGH	V _{PWMx} = 5 V, CHxILIM = 01	82	100.6	119	mV
		V_{PWMx} = 5 V, CHxILIM = 00	57	75.2	93	mV

Copyright © 2023 Texas Instruments Incorporated



6.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ V}_{\text{IN}} = 14\text{V}, \text{ VIADJDACx} = 0\text{xDF}, \text{ C}_{\text{VCC}} = 1\mu\text{F}, \text{ C}_{\text{VDD}} = 1\mu\text{F}, \text{ C}_{\text{COMP}} = 2.2\text{nF}, \text{ R}_{\text{CS}} = 100\text{m}\Omega, \text{ R}_{\text{T}} = 50\text{k}\Omega, \text{ V}_{\text{PWM}} = 5\text{V}, \text{ no load on GATE and PDRV, DIV=4 (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Leading edge blanking	CHxLEB = 0		75		ns
t _{IS(BLANK)}	Leading edge blanking	CHxLEB = 1		150		ns
tILIMIT(DELAY)	ISx to GATEx delay			86		ns
PWM COMPAR	ATOR					
D _{MAX}	Maximum duty cycle			90		%
V _{LVx-Delta}	Difference between CH1 and CH2 PWM comparator offset		-17.5		17.5	mV
I _{LVx}	IS level shift bias current	No slope compensation added		40		μA
T _{PWM-Delta}	Turn-off propagation delay from input of PWM comp. to gate output			100		ns
T _{PWMDEL-Delta}	Difference between CH1 and CH2 PWM comp. propagation delay		-30		30	ns
CURRENT SEN	ISE AMPLIFIER (CSP, CSN)					
		V _{CSP(CM)} = 14 V, IADJDAC = 0×FF	165.8	172.7	179.6	mV
V _{(CSP-CSN)x}	Current Sense REG Voltage	V _{CSP(CM)} = 14V, IADJDAC = 0x95	96.5	100.8	104.5	mV
		V _{CSP(CM)} = 14V, IADJDAC = 0×0F		10.3		mV
CS _(BW)	Current sense unity gain bandwidth			500		kHz
G _{CS}	Current Sense Gain = V _{IADJ} /V _{(CSP-} CSN)	V _{CS} = 150 mV, V _{CSP} = 60 V		14		V/V
K _(OCP)	Ratio of over-current detection threshold to V _{IADJ}	K _(OCP) = V _(OCP-THR) /V _{IADJ}	1.41	1.53	1.66	V/V
K _(UC)	Ratio of under-current detection threshold to V _{IADJ}	$K_{(UC)} = V_{(UC-THR)} V_{IADJ}$		0.5		V/V
I _{CSP(BIAS)}	CSP bias current	$V_{CSP} = V_{CSN} = V_{PDRV} = 14 V$		59		μΑ
I _{CSN(BIAS)}	CSN bias current	$V_{CSP} = V_{CSN} = V_{PDRV} = 14 V$		59		μA
SSDAC						
DAC _{SS-BITs}	Internal DAC resolution			8		Bits
DAC _{SS-FS}	DAC full scale voltage			2.8		V
CALDAC						
DAC _{CAL-BITs}	Switch current sense calibration DAC			3		Bits
DAC _{CAL-RES}	Offset-per-Bit applied to the switch current sense			2.5		mV
FAULT FLAG (FLTx)	· · · · · · · · · · · · · · · · · · ·				-
R _(FLT)	Open-drain pull down resistance			36		Ω
VIADJDAC		· I				<u>.</u>
DAC _{ADJ-BITs}	Internal DAC resolution			8		Bits
DAC _{ADJ-FS}	DAC full scale voltage		2.32	2.4	2.48	V
ERROR AMPLI	IFIER (COMP)	· I				
0	Transconductance	HG = 0		122		
9м	nansconductance	HG = 1		914		μA/V
1		IADJx = 0×95 , $V_{(CSP-CSN)} = 0$ V, HG = 0		129		
I _{COMP} (SRC)	COMP source current capacity	IADJx = 0×95, V _(CSP-CSN) = 0 V, HG = 1		777		μA

6.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}$, V_{IN} = 14V, VIADJDACx = 0xDF, C_{VCC} = 1µF, C_{VDD} = 1µF, C_{COMP} = 2.2nF, R_{CS} = 100m Ω , R_{T} = 50k Ω , V_{PWM} = 5V, no load on GATE and PDRV, DIV=4 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
I _{COMP} (SINK)	COMP sink current capacity	IADJx = 0×00, V _(CSP-CSN) = 0.1 V, HG = 0	129			μΑ
		IADJx = 0×00, V _(CSP-CSN) = 0.1 V, HG = 1				
EA _(BW)	Error amplifier bandwidth	Gain = –3 dB, HG = 0		5		MHz
		Gain = –3 dB, HG = 1		1		
V _{COMP(RST)}	V _{COMP} reset voltage			100		mV
R _{COMP(DCH)}	COMPx discharge FET R _{DSON}			248		Ω
R _{COMP(DIFF)}	COMP1 to COMP2 short path resistance			300		Ω
SLOPEDAC						.1
DAC _{SLP-FS}	DAC full scale voltage			0.36		V
VFB						
VFB _{ERR}	Regulation voltage error		-4		4	%
VFB _{BIAS}	V _{FB} pin pull up bias current			200		nA
OVDAC						1
	OV limit threshold, 0%	CHxOVDAC = 000	1.2	1.237	1.27	V
	OV limit threshold, 2.5%	CHxOVDAC = 001		1.268		V
	OV limit threshold, 5%	CHxOVDAC = 010		1.299		V
	OV limit threshold, 7.5%	CHxOVDAC = 011		1.329		V
V _{OV(THR)}	OV limit threshold, 10%	CHxOVDAC = 100		1.36		V
	OV limit threshold, 12.5%	CHxOVDAC = 101		1.391		V
	OV limit threshold, 15%	CHxOVDAC = 110		1.422		V
	OV limit threshold, 20%	CHxOVDAC = 111		1.483		V
OV-HYS	OV hysteresis current		11.5	20.5	28.5	μA
JV (Output Un	ider Voltage)					
VUV(THR)	Under voltage protection threshold	d	40	53.2	67	mV
UV(BLANK)	Under voltage blanking period			5		μs
	Ts (PWMx, SYNC, LH, SSN, SCK, N	AOSI)				•
BIAS	Input bias current	Except PWM inputs			1	μA
VT _{INPUT-FALL}	Falling threshold		0.7			V
VT _{INPUT-RISE}	Rising threshold				1.85	V
PWM INPUT (F						
R _{PWM(PD)}	PWM pull-down resistance			10		MΩ
DLY(RISE)	PWM rising to PDRV delay	C _{PDRV} = 1 nF		235		ns
DLY(FALL)	PWM falling to PDRV delay	C _{PDRV} = 1 nF		222		ns
PFET GATE DI						1
V _{PDRV(OFF)}	PDRV off-state voltage	V _{CSP} = 14 V		14		V
V _{PDRV(ON)}	PDRV on-state voltage	V _{CSP} = 14 V		7.34		V
PDRV(SINK)	PDRV sink current	$V_{CSP} - V_{PDRV} = 5 V$, pulsed < 100 µs		29		mA
R _{PDRV}	PDRV pull up resistance	$V_{CSP} - V_{PDRV} = 0$ V, pulsed < 100 µs		83.5		Ω
	· · ·					1
SPI INTERFAC						
SPI INTERFAC V _{OL-MISO}	Output low voltage threshold	I _(MISO) = 10 mA		0.25		V

Copyright © 2023 Texas Instruments Incorporated




6.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ V}_{\text{IN}} = 14\text{V}, \text{ VIADJDACx} = 0\text{xDF}, \text{ C}_{\text{VCC}} = 1\mu\text{F}, \text{ C}_{\text{VDD}} = 1\mu\text{F}, \text{ C}_{\text{COMP}} = 2.2\text{nF}, \text{ R}_{\text{CS}} = 100\text{m}\Omega, \text{ R}_{\text{T}} = 50\text{k}\Omega, \text{ V}_{\text{PWM}} = 5\text{V}, \text{ no load on GATE and PDRV, DIV=4 (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{MISO}				10		pF
t _{SS-SU}	SSN setup time	Falling edge of SSN to 1 st SCK rising edge	500			ns
t _{SS-H}	SSN hold time	Falling edge of 16 th SCK to SSN rising edge	250			ns
t _{ss-ні}	SSN high time	Time SSN must remain high between transactions	1			μs
t _{SCK}	SCK period	Clock period	500			ns
D _{SCK}	SCK duty cycle	Clock duty cycle	40		60	%
t _{MOSI-SU}	MOSI setup time	MOSI valid to rising edge SCK	125			ns
t _{MOSI-H}	MOSI hold time	MOSI valid after rising edge SCK	140			ns
t _{MISO-HIZ}	MISO tristate time	Time to tristate MISO after SSN rising edge	110		320	ns
t _{MISO-HL}	MISO valid high-to-low	Time to place valid "0" on MISO after falling SCK edge.			320	ns
t _{MISO-LH}	MISO valid low-to-high	Time to tri-state MISO after falling SCK edge. t_{RC} is the time added by the application total capacitance and resistance.			320+t _{RC}	ns
T _{ZO-HL}	MISO drive time high-to-low	SSN Falling Edge to MISO Falling			320	ns




6.6 Typical Characteristics






6.6 Typical Characteristics (continued)






6.6 Typical Characteristics (continued)





6.6 Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS92682-Q1 device is an automotive-grade two-channel controller with Serial Peripheral Interface (SPI) interface, ideally suited for exterior lighting applications. The device is optimized to achieve high-performance solutions and features all of the functions necessary to implement LED drivers based on step-up or step-down power converter topologies with a small form-factor at a lower cost.

The two channels of the TPS92682-Q1 device can be configured independently as CC (constant current) or CV (constant voltage) mode. The device implements fixed-frequency peak current mode control to achieve regulation and fast dynamic response. Each channel can be configured as boost, boost-to-battery, SEPIC, or other converter topologies.

In CC mode, the integrated low offset and rail-to-rail current sense amplifier provide the flexibility required to power a single string consisting of 1 to 20 series connected LEDs while maintaining 4% current accuracy over the operating temperature range. The LED current regulation threshold is set by the analog adjust input CHxIADJ register over 28:1 dimming range. The TPS92682-Q1 incorporates an internal 10-bit counter for the PWM dimming function for each channel. The PWM width and frequency are programmable through the SPI registers. Alternatively, the device can also be configured to implement direct PWM dimming based on the duty cycle of the external PWM signal connected to PWM1 or PWM2 pins for channel-1 or channel-2, respectively. The internal PWM signals control the GATEx and PDRVx outputs, which control the external N-channel switching FETs and P-channel dimming FETs connected in series with LED strings.

The TPS92682-Q1 can be configured in CV mode. In this mode, the device regulates the voltage connected to the FBx/OVx pins to an internal programmable reference voltage, set by the CHxIADJ register. In CV mode, the TPS92682-Q1 can be used as the first stage of a two-stage LED driver in an ECU (electronic control unit) of an exterior lighting application. The device can also be configured to operate in two-phase mode, where the switching frequencies of the two channels are phase-shifted by 180° and the channel-1 compensation loop, including COMP1 and the FB1/OV1, is shared between the two channels.

The TPS92682-Q1 incorporates an enhanced programmable fault feature. A selected number of faults, including ILIMIT (cycle-by-cycle current limit), OV (output Overvoltage), UV (output Undervoltage), and OC (LED Overcurrent), can be programmed to be latched faults, or automatically re-start the channel when the fault is cleared and after a programmed timer is expired. In addition, the TPS92682-Q1 includes open-pin faults for the FBx, ISNx, and RT pins. Other fault and diagnostic features include Thermal Shutdown (TSD), Thermal Warning (TW), LED Undercurrent (UC), and POR. Each channel includes an active-low fault pin (FLT) that is pulled low when a fault occurs. For each fault, there is an associated fault read-bit in the register map that can be read through SPI communication interface. For a complete list of the fault and diagnostic features, refer to the *Faults and Diagnostics* section.


The TPS92682-Q1 includes a limp home (LH) function that is initiated when the LH pin is set high. In LH mode, the operation of the device is set by the LH registers. The LH registers are programmed upon initialization of the device. To exit the LH mode, the LH pin must be set low and the LH bit in the CFG1 register must be written to "0".

The TPS92682-Q1 device has numerous enhanced programmable features that can be accessed through the 4wire SPI bus. The SPI bus consists of four signals: SSN, SCK, MOSI, and MISO. The SSN, SCK, and MOSI pins are TTL inputs into the device.

7.2 Functional Block Diagram


The block diagram below shows the associated blocks for channel-1. Channel-2 has a similar configuration.







TPS92682-Q1 JAJSHS0C – MARCH 2019 – REVISED MARCH 2021





7.3 Feature Description

The TPS92682-Q1 device implements a fixed frequency Peak Current Mode (PCM) control. In PCM, the switching cycle starts with a rising edge of the clock. The switching cycle ends when the sensed switch current, V_{iSW} (added with V_{SLOPE}), exceeds the compensator voltage, V_{COMP} . As shown in \boxtimes 7-1 and \boxtimes 7-2, a transconductance g_M error amplifier generates an error signal by comparing the feedback signal and the reference voltage, V_{REF} . The resulting error current generates the compensator voltage V_{COMP} , through a compensator impedance, connected to the COMPx pin.

For stability at high duty cycle and better noise immunity, a compensation ramp V_{SLOPE} is added to the sensed switch current V_{iSW} .





図 7-1. PCM Control in CC Mode










図 7-3. PCM Control and Ramp Compensation

7.3.1 Device Enable

The TPS92682-Q1 can be enabled or disabled by the EN pin or the software enable bits. When EN pin is pulled low, the device enters shutdown state, where the quiescent current of the device is decreased to $I_{IN-SHDN}$. In shutdown state, the internal regulators are turned off and the registers are reset. When the voltage on the enable pin is increased above the voltage threshold of V_{EN} , the two channels can be enabled. In addition to the EN pin, there are two enable bits for the two channels of the TPS92682-Q1 as shown in $\frac{1}{2}$ 7-2. In order for each channel to be turned on, the associated CHxEN bit must be set to "1" in *EN Register*.

In addition to the EN pin and the CHxEN bits, the PWMx signals (hardware or software) must be set high and the associated CHxIADJ must be set to a value greater than eight (refer to the CH1IADJ Register) in order for the associated channel to be turned on.

7.3.2 Internal Regulator and Undervoltage Lockout (UVLO)

The device incorporates 65-V input voltage rated linear regulators to generate the 7.5-V (typical) VCC bias supply, the 5-V (typical) VDD supply, and other internal reference voltages. The device monitors the VCC output to implement UVLO protection. Operation is enabled when VCC exceeds the 4.5-V (typ) threshold and is disabled when VCC drops below the 4.1-V (typical) threshold. The UVLO comparator provides a hysteresis to avoid chatter during transitions. The UVLO thresholds are internally fixed and cannot be adjusted. An internal current limit circuit is implemented to protect the device during VCC pin short-circuit conditions. The VCC supply powers the internal circuitry and the N-channel gate driver outputs, GATEx. Place a bypass capacitor in the range of 2.2 μ F to 4.7 μ F across the VCC output and GND to ensure proper operation. The regulator operates in dropout when input voltage VIN falls below 7.5 V. The VCC is a regulated output of the internal regulator and is not recommended to be driven with an external power supply.

The internal VDD regulator is used to generate supply voltage for various internal analog and digital circuits. The supply current is internally limited to protect the device from output overload and short-circuit conditions. Place a bypass capacitor in the range of 2.2 μ F to 4.7 μ F across the VDD output to GND to ensure proper operation. The POR circuit of the device is placed at the output of the VDD regulator. The POR rise and fall thresholds are provided in the *Electrical Characteristics*.

7.3.3 Oscillator

The internal clock frequency of the TPS92682-Q1 device is programmable by a single external resistor, connected between the RT pin and the GND. The relationship between the resistor R_T and the internal main clock (CLK_M) frequency is shown in $\neq 1$ and $\geq 6-22$.

$$f_{CLKM} = \frac{10^{12}}{12.5 \times R_{T}}$$
(1)

The relationship between the channel clock, CHx_{CLK} (or the channel switching frequency f_{SW}), and f_{CLKM} is shown in the *SWDIV Register* section. TI recommends a switching frequency setting between 100 kHz to 700 kHz for best efficiency and for optimal performance over input and output voltage operating range. Operation at higher switching frequencies requires careful selection of N-channel MOSFET characteristics as well as detailed analysis of switching losses.



To use the synchronization functionality of the TPS92682-Q1, the SYNCEN bit shown in $\frac{1}{7}$ must be set to "1", and a square wave signal with the desired f_{CLKM} frequency must be applied to the SYNC pin.




図 7-4. TPS92682 SYNC Function

7.3.4 Spread Spectrum Function

The main clock of the TPS92682-Q1, CLK_M, is generated using an internal ramp generator as shown in \boxtimes 7-5. The internal ramp, RAMP_{CLKM}, is compared with a reference voltage of VOSC_{REF} to reset the ramp at the end of the clock period, T_{CLKM}. When the reference voltage VOSC_{REF} is constant (1 V), the main clock frequency is fixed. The frequency modulation of the main clock is achieved using an internal 8-bit digital counter DAC, and by modulating the reference voltage as shown in \boxtimes 7-6. Both modulation frequency, F_M, and the modulation magnitude, ΔF_M , are programmable in the *FM Register*.




図 7-5. Internal Ramp for CLK_M Generation




図 7-6. Internal Ramp Waveform

To achieve maximum attenuation in average-EMI scan, set a modulation frequency of F_M ranging from 100 Hz to 1.2 kHz. A low modulating frequency has a small impact on the quasi-peak EMI scan. Set the modulation frequency to 10 KHz or higher to achieve attenuation for quasi-peak EMI measurements. A modulation



frequency higher than the receiver resolution bandwidth (RBW) of 9 kHz impacts only the quasi-peak EMI scan and has little impact on the average EMI measurement. The TPS92682-Q1 device simplifies EMI compliance by providing the means to tune the modulation frequency, F_M , and modulation magnitude, ΔF_M , based on the measured EMI signature.

Equation 2 shows the relation between the channel switching frequency, f_{SW} , and the desired modulation frequency F_{M} .

$$F_M = \frac{DIV \times f_{SW}}{FM_{FREQ}}$$

(2)

In Equation 2, DIV is the division factor between CLK_M and the CHx_{CLK} provided in *SWDIV Register*, and FM_{FREQ} is the division factor given in the *FM Register*.

The output of the FM 8-bit digital counter always resets and starts from 1 V when a register write is performed to *FM Register*.

7.3.5 Gate Driver

The TPS92682-Q1 contains an N-channel gate driver that switches the output GATEx between V_{CC} and GND. A peak source and sink current of 500 mA allows controlled slew-rate of the MOSFET gate and drain voltages, limiting the conducted and radiated EMI generated by switching.

The gate driver supply current, $I_{CC(GATE)}$, depends on the total gate drive charge (QG) of the MOSFET and the operating frequency of the converter, f_{SW} , $I_{CC(GATE)} = QG \times f_{SW}$. Select a MOSFET with a low gate charge specification to limit the junction temperature rise and switch transition losses.

It is important to consider a MOSFET threshold voltage when operating in the dropout region (input voltage VIN is below the VCC regulation level). TI recommends a logic level device with a threshold voltage below 5 V when the device is required to operate at an input voltage less than 7 V.

7.3.6 Rail-to-Rail Current Sense Amplifier

The internal rail-to-rail current sense amplifier measures the average LED current based on the differential voltage drop between the CSPx and CSNx inputs over a common mode range of 0 V to 65 V. The differential voltage, $V_{(CSPx-CSNx)}$, is amplified by a voltage-gain factor of 14 and is connected to the negative input of the transconductance error amplifier. Accurate LED current feedback is achieved by limiting the cumulative input offset voltage (represented by the sum of the voltage-gain error, the intrinsic current sense offset voltage, and the transconductance error amplifier offset voltage) over the recommended common-mode voltage and temperature range.

An optional common-mode (C_{FCM}) or differential mode (C_{FDM}) low-pass filter implementation, as shown in 7-7, can be used to filter the effects of large output current ripple, and switching current spikes caused by diode reverse recovery. TI recommends a filter resistance in the range of 10 Ω to 100 Ω to limit the additional offset caused by amplifier bias current mismatch to achieve the best accuracy and line regulation.




図 7-7. Current Sense Amplifier



7.3.7 Transconductance Error Amplifier

As shown in \boxtimes 7-8, the internal transconductance error amplifier generates an error signal proportional to the difference between the internal programmable 8-bit CHxIADJ-DAC (*CH1IADJ Register*) and the feedback signal. The feedback signal is the sensed current CHx_{Isense} in CC mode, or the sense output voltage, CHx_{VFB}, in CV mode. The gain g_M of the error amplifier is programmable through the CHx_HG bit in the *CFG1 Register*. The gain values for CHx_HG = 0 or 1 are provided in the *Electrical Characteristics*. Based on the value of CHx_CV bit in \gtrsim 7-4, either CHx_{Isense} or CHx_{VFB} is connected to the input of the error amplifier. Therefore, the TPS92682-Q1 device either operates in CV or CC mode.

The output of the error amplifier is connected to an external compensation network to achieve closed-loop LED current (CC), or output voltage (CV) regulation. In most LED driver applications, a simple integral compensation circuit consisting of a capacitor connected from COMPx output to GND provides a stable response over a wide range of operating conditions. TI recommends a capacitor value between 10 nF and 100 nF as a good starting point. To achieve higher closed-loop bandwidth, a proportional-integral compensator, consisting of a series resistor and a capacitor network connected across the COMPx output and GND, is required. *Application and Implementation* includes a summarized detailed design procedure.




図 7-8. Feedback Connection to the Error Amplifier

7.3.8 Switch Current Sense

 \boxtimes 7-9 shows the simplified block diagram of the switch current sense circuitry. The ISPx input pin monitors the main MOSFET current to implement peak current mode control. The GATEx output duty cycle is derived by comparing the peak switch current, measured by the R_{IS} resistor, to the internal CHx_COMP voltage threshold. An internal slope signal, CHx_ISLOPE, is added to the measured sense voltage to prevent sub-harmonic oscillations for duty cycles greater than 50%.

An internal leading-edge blanking (LEB) is applied to the switch current sense at the beginning of each switching cycle by shunting the ISPx input to the ISNx (GND connection of the R_{IS}) for the duration of the LEB time. The LEB circuit prevents unwanted duty cycle termination due to MOSFET switching-current spike at the beginning of the new switching cycle. The LEB time can be set to 150 ns or 75 ns (typical) using the CHxLEB bit set in \overline{x}



7-5. For additional noise suppression, connect an external low-pass RC filter with resistor values ranging from 100 Ω to 500 Ω and a 1000-pF capacitor across R_{IS}.

Cycle-by-cycle current limit is accomplished by a separate internal comparator. The current limit threshold is set based on the status of internal PWM signal and the CHxILIM setting. The current limit threshold is set to a value programmed in the CHxILIM in 表 7-17 when PWM signal is high. The current limit threshold is set to 700 mV (typical) when PWM signal is low. In CC mode, the transition between the two thresholds in conjunction with the slope compensation and the error amplifier circuit allows for higher inductor current immediately after the PWM transition, to improve LED current transient response in PWM dimming.

The device immediately terminates the GATEx and PDRVx outputs when the sensed voltage at the ISPx input exceeds the current limit threshold. For more detail on the cycle-by-cycle current limit, refer to the *Faults and Diagnostics* section.




図 7-9. Switch Current Sense and Current Limit

7.3.9 Slope Compensation

Switching converters with peak current mode control are subject to subharmonic oscillation for duty cycles greater than 50%. To avoid instability, the control scheme adds an artificial ramp to the sensed switch current (shown in \boxtimes 7-9). The required slope of the artificial ramp depends on the input voltage, V_{IN}, output voltage, V_O, inductor L, and switch current sense resistor R_{IS}. The TPS92682-Q1 device provides a programmable slope compensation with seven levels of slope magnitude to simplify and enhance the performance of common switching converter topologies, such as boost, boost-to-battery, and SEPIC. The slope magnitude can be programmed through CHxISLP in the *ISLOPE Register*. The *Application and Implementation* section includes calculations for the choice of correct slope magnitude for a given application.

7.3.10 ILED Setting in CC Mode

In CC mode, as shown in \boxtimes 7-8, the voltage across the LED current sense resistor, V_(CSP-CSN), is regulated to the output of the programmable 8-bit CHxIADJ-DAC, scaled by the current sense amplifier voltage gain of 14. The LED current can be linearly adjusted by writing a different value to the CHxIADJ register. The 8-bit DAC output can be set in the range of 85 mV (CHxIADJ = 9) to 2.4 V (CHxIADJ = 255). The associated channel is turned off for CHxIADJ ≤ 8.



7.3.11 Output Voltage Setting in CV Mode

In CV mode, as shown in \boxtimes 7-8, the voltage at the FBx pin (output voltage divider) is regulated to the output of the programmable 8-bit CHxIADJ-DAC. The FBx voltage can be adjusted in the range of 85 mV (CHxIADJ = 9) to 2.4 V (CHxIADJ = 255). The associated channel is turned off for CHxIADJ ≤ 8 .

7.3.12 PWM Dimming

As shown in \boxtimes 7-10, the TPS92682-Q1 device incorporates both internal and external PWM dimming. To select between external or internal PWM dimming, the INTPWM bit in *CFG1 Register* must be set to "0" or "1", respectively. If internal PWM dimming operation is selected, the state of the PWMx pins do not have any effect on the operation of the device. For external PWM dimming, apply a square-wave signal to the PWMx pin with the rising and falling thresholds provided in the *Electrical Characteristics*. The LED current modulates based on the duty cycle of the external PWM signal, D_{PWM(EXT)}.




図 7-10. PWM Dimming Circuit

To use internal PWM dimming, the INTPWM bit in *CFG1 Register* must be set to "1". The TPS92682-Q1 device incorporates a 10-bit PWM counter for each channel. The duty cycle of the internal PWM can be set using a 10-bit value in the CHxPWML and CHxPWMH registers. Because CHxPWM is a 10-bit value, a PWM duty cycle update can require two SPI writes, one to the CHxPWMH and another to the CHxPWML register. To prevent transferring incoherent values, the contents of the two registers transfer to the CHxPWM counter only upon the write to the CHxPWML register. Therefore, for an update to the PWM duty cycle, it is recommended consecutively writing to CHxPWMH first and CHxPWML second. In addition, in order to avoid corrupting the progress of the current PWM duty cycle, the update from the CHxPWM registers to the CHxPWM counter occurs two PWM_{CLK} before the end of each PWM period (at the count of 1022).

Due to synchronization of the external PWM with internal clock, when switching from external PWM to internal PWM, a glitch for the total of one PWM period can be observed in the output.

The clock to the 10-bit PWM counter is related to the main clock, CLK_M , by a division factor set by a 3-bit value in the *PWMDIV Register*. The relation between the PWM_{CLK} and PWM frequency with CLK_M frequency are shown in Equation 3 and Equation 4.

$$PWM_{CLK} = \frac{f_{CLKM}}{PWM_{DIV}}$$
(3)
$$PWM_{FREQ} = \frac{PWM_{CLK}}{1024}$$
(4)

For example, if the CLK_M frequency is set to f_{CLKM} = 800 kHz and PWM_{DIV} = 001 (division value of 2), the PWM frequency is PWM_{FREQ} ≈ 390 Hz.

The phase between the internal PWM dimming for the two channels can be set to 180° if the PWMPH bit in *CFG1 Register* is set to 0. For PWMPH = 1, there is zero phase shift between the internal 10-bit PWM counters of the two channels.

The PWM signal controls the GATEx and PDRVx outputs. If PWM_{xINT} is set low, the associated channel is turned off, the COMPx pin is disconnected from the error amplifier, and the PDRVx output is set to V_{CSP} to maintain the charge on the compensation network and output capacitors. On the rising edge of the PWM_{xINT}, the



GATEx and PDRVx outputs are enabled to ramp the inductor current to the previous steady-state value. The COMPx pin connects to the error amplifier only when the switch current sense voltage V_{ISPx} exceeds the COMPx voltage, CHx_comp. This connection immediately forces the converter into steady-state operation with minimum LED current overshoot. When dimming is not required, connect the PWMx pins to the VDD pin. An internal pull-down resistor sets the PWM inputs to logic-low and disables the device when the pins are disconnected or left floating, and the INTPWM bit in *CFG1 Register* is set to the default value of "0".

7.3.13 P-Channel FET Gate Driver Output

The PDRVx output is a function of the internal PWM signal and is capable of sinking and sourcing up to 50 mA of peak current to control a high-side series connected P-channel dimming FET. The PDRV switches between VCSP and (VCSP – 7 V) is based on the status of the PWM signal to completely turn off and turn on the external P-channel dimming FET. In CC mode, a series dimming FET is required to achieve high contrast ratio since it ensures fast rise and fall times of the LED current in response to the PWM input. Without any dimming FET, the rise and fall times are limited by the inductor slew rate and the closed-loop bandwidth of the system. In CC mode, leave the PDRVx pin unconnected if not used. In CV mode, the PDRVx together with CSPx and CSNx pins can be connected to GND to limit the shutdown current. The PDRVx can also be disabled by setting the CHxPDRVEN bit in \gtrsim 7-3 to zero.

7.3.14 Soft Start

The soft start feature helps the regulator gradually reach the steady-state operating point, thus reducing start-up stresses and current surges. The device clamps the COMPx pin to the output of the SSDAC plus the threshold voltage of a P-FET, until the LED current or the output voltage approaches the regulation threshold. The soft start is controlled with an 8-bit DAC which ramps from 0 V to 2.8 V during start-up of an associated channel. The rate of the soft-start ramp (or the ramp time) can be controlled by programming the clock of the internal digital ramp counter. The clock of the digital ramp counter is related to the associated channel clock (switching frequency f_{SW}) by:

$$SS_{CLK} = \frac{CHx_{CLK}}{SSx_{DIV}}$$

The SSx_{DIV} is a division factor provided in the SOFTSTART Register. For example, if the channel switching frequency is set to 400 kHz, the soft-start ramp time can be programmed between 1.3 ms and 64 ms. It is important to note that the ramp time is the time for the SSDAC output to ramp from 0 V to 2.8 V (digital ramp counter to count from 0 to 255), but the controller can reach the regulation point before the ramp is completed.




図 7-11. Soft-Start Circuit

When programming the soft-start ramp, It is essential to ensure that the soft-start ramp time is longer than the time required to charge the output capacitor.

Copyright © 2023 Texas Instruments Incorporated

(5)



To initiate the soft-start ramp, the PWM signal (internal or external) must be set high. If PWM dimming occurs during the soft-start period, the digital ramp counter holds the ramp value when PWM = LOW, and re-starts the ramp from the last ramp value when PWM = HIGH. \boxtimes 7-12 shows an example of this feature.



2 7-12. Soft-start Period During PWM Dimming

7.3.15 Two-Phase Operation

The TPS92682-Q1 device can be programmed in two-phase mode by setting the 2PH bit to "1" in *CFG1 Register*. In two-phase mode, the CH1_comp is internally connected to the CH2_comp with 500 Ω (max) of resistance. In this case, the error amplifier of channel-2 is disabled and only the error amplifier of channel-1 connects to both COMP1 and COMP2 pins. TI recommends that external compensators be connected to both COMP1 and COMP2 pins, and that these two pins be shorted together externally.

Two-phase mode uses only the channel-1 soft-start DAC and controls both phases. To generate the channel clocks, only the division factor for the channel-1, programmed in *SWDIV Register*, is used. The two channel clocks (switching frequency f_{SW}) are the same and are 180° out-of-phase.

In two-phase mode, in the case of internal PWM, only CH1PWM is used for both channels. When external PWM is used, it is recommended to short both PWMx pins together and use only one PWM signal for both channels.

A selected number of the faults (CH2_OV, CH2_UV, CH2_OC, and CH2_UC) have no effect in the operation of two-phase mode. For more detail about faults and diagnostics in TPS92682-Q1, refer to *Faults and Diagnostics* section.

7.3.15.1 Current Sharing In Two-Phase

In two-phase operation, the current sharing between the two phases depends on the mismatch between the current sense circuitry of the two channels. The TPS92682-Q1 incorporates a feature and a register setting to improve the current sharing in two-phase operation. \gtrsim 7-40 includes three bits of calibration settings, CHxCAL2:0, which introduce an offset of 0 to 17.5 mV (with a resolution of 2.5 mV) to the channel switch current sense voltage. The calibration offset can be used to compensate for the mismatch offset between the two channels.

The following procedure is recommended for offset calibration between the two phases in a CV two-phase design:

- In two-phase CV, Comp1 and Comp2 pins are connected together.
- Configure the registers for the application and turn on the two-phase converter.
- Set the load at the output of the two-phase converter to half of the maximum load in the application.
- Set CH2GOFF = 1 and CH1GOFF = 0 in 表 7-40. This setting turns off channel-2. Measure the COMP voltage as shown in 図 7-13 and record the measurement as V_{COMP1}.
- Set the CH1GOFF = 1 and CH2GOFF = 0 in 表 7-40. This setting turns off channel-1. Measure the COMP voltage and record the measurement as V_{COMP2}.
- The difference between the two measurements, ΔV_{OFST} = V_{COMP1} V_{COMP2}, is the offset mismatch between the two phases.
- By setting a similar offset voltage through CHxCAL bits, the mismatch can be corrected (offset must be set in CH2CAL if V_{COMP1} > V_{COMP2}, and in CH1CAL if V_{COMP1} < V_{COMP2}).
- At the end of the procedure, set both CH1GOFF and CH2GOFF bits to zero.






図 7-13. Current Sharing Calibration Setup

7.3.16 Faults and Diagnostics

The TPS92682-Q1 includes a comprehensive configurable faults and diagnostics feature. \pm 7-1 shows the list of the faults and diagnostics. A selected number of the faults (UVLO, RTOPEN, TW, TSD, and POR) are shared between the two channels.

As shown in $\frac{1}{8}$ 7-1, a selected number of the faults can be enabled or disabled using FLT EN-bits in the *FEN1* and *FEN2* registers. The rest of the faults and diagnostics feature are always enabled and operational.

All the faults and diagnostics features, except FBOPEN, TSD, and UVLO, have an associated Fault-Read-bit in the *FLT1* and *FLT2* registers. Upon occurrence of the fault, the associated Fault-Read-bit is set in the register map. Reading these registers clears the bits that are set if the condition no longer exists. The clearing of the Fault-Read-bits happens at the end of the SPI transfer read response, not at the end of the read command. Although FBOPEN fault does not have a dedicated Fault-Read-bit, this fault sets the OV-fault read bit.

In TPS92682-Q1, the OV, UV, ILIM, and OC faults can be configured to be a non-latched fault in the *FLATEN Register*. If a fault is configured as non-latched, upon occurrence of the fault, the associated channel turns off. The channel performs a soft start after expiration of a configurable fault timer and when the fault is cleared. In latched fault condition, the associated channel is turned off and remains off until the channel enable-bits are reprogrammed in the *EN Register*.

LIST	DESCRIPTION	FAULT OR DIAGNOS.	FLT EN-BIT	FLT R-BIT	ENABLE FTIMER	F-PIN TRIGGER	DISABLE LATCH	
OV	Output over voltage fault	Fault	Yes	Yes	No	Yes	Yes	
UV	Output under voltage fault	Fault	Yes	Yes	Yes	Yes	Yes	
ILIM	Cycle/Cycle switch current limit	Fault	Yes	Yes	Yes	Yes	Yes	
UVLO	Input under voltage lockout	Fault	No	No	No	No	No	
OC	ILED over current	Fault	Yes	Yes	Yes	Yes	Yes	
UC	ILED under current	Diagnos.	No	Yes	No	No	No	
ISNOPEN	ISNx open pin fault	Fault	Yes	Yes	No	Yes	No	
RTOPEN	RT open pin fault	Fault	No	Yes	No	Yes	No	
FBOPEN	FB pin open pin fault	Fault	Yes	No	No	Yes	No	

表 7-1. TPS92682 Faults and Diagnostics

Copyright © 2023 Texas Instruments Incorporated



LIST	DESCRIPTION	FAULT OR DIAGNOS.	FLT EN-BIT		ENABLE FTIMER	F-PIN TRIGGER	DISABLE LATCH	
TW	Thermal warning at 150°C (typ.)	Diagnos.	No	Yes	No	No	No	
TSD	Thermal shutdown	Fault	No	No	No	Yes	No	
POR	Power On Reset	Fault	No	Yes	No	Yes	No	

表 7-1. TPS92682 Faults and Diagnostics (continued)

As shown in $\frac{1}{8}$ 7-1, all faults, except UVLO, UC, and TW, set the active low fault pins, FLT1 and FLT2. If 7-14 shows the functionality of the fault pins. SYNC/ FLT2 is a dual function pin. When the SYNCEN bit in the *EN Register* is set to "1", SYNC/ FLT2 is an input pin and a square wave signal with the desired f_{CLKM} frequency must be applied to this pin. In this case, faults on both channels are ORed and applied to the FLT1 pin.




図 7-14. Fault PINs

7.3.16.1 Main Fault Timer (MFT)

For each channel of the TPS92682-Q1, there is a 14-bit counter that implements a main fault timer. The timer can be programmed by a 4-bit value for each channel in the *MFT Register*. The MFT time can be set to a value between 1000 and 16383 times the input clock period. The input clock of the MFT is the channel clock, CHx_{CLK} (the switching frequency f_{SW}). For example, for a channel with a switching frequency of f_{SW} = 400 kHz, the timer can be programmed from 2.5 to 41 ms.

Only UV and OC faults can trigger the MFT. When either of these two faults are enabled as a non-latched fault, the fault event turns off the channel and triggers the MFT. The associated channel is turned back on by a soft-start process when the MFT count is completed and the fault is cleared.

7.3.16.2 OV Fault

If CHxOVEN is set to "1" in the *FEN1 Register*, the output over voltage fault is enabled. When V_{FBx} exceeds the threshold voltage OV_{THR} , the CHx_OV fault is set high and turns off the associated channel. The OV_{THR} voltage is set by OV_DAC ; $OV_{THR} = VFB_{REF} \times OV_{\%}$, where $OV_{\%}$ is provided in the *OV Register*. The VFB_{REF} in CC mode is set to 1.228 V (typical), and in CV mode, is set to the output of the *CHxIADJ register*. When CHx_OV is high, OV_{THR} is set to VFB_{REF} and a 20 µA hysteresis current is applied to the feedback resistor divider. For the boost converter with the output voltage sensing according to X 7-15, V_{OUT} must decrease to a level shown in Equation 6 for the CHx_OV to be cleared.

$$V_{O} \leq \frac{R_{FB1} + R_{FB2}}{R_{FB1}} \times VFB_{REF} - I_{20\mu} \times R_{FB2}$$

(6)




図 7-15. OV and UV Faults

If the CHxOVFL bit is set to "1" in the *FLATEN Register*, the OV fault is configured as a latched fault and the associated channel turns off with the rising edge of CHx_OV. The channel can be turned on again only by resetting the CHxEN bit in the *EN Register*.

For CHxOVFL = 0, the OV fault is a non-latched fault. In this case, the associated channel turns off when the OV fault occurs, but the channel goes through a restart and soft-start ramp when CHx_OV goes low. \boxtimes 7-16 shows a non-latched OV situation for a converter in CV mode, where the output voltage (V_{FBx}) is regulated to VFB_{REF} in normal condition.




図 7-16. Non-latched OV Fault in CV Mode

7.3.16.3 UV Fault

If CHxUVEN is set to "1" in the *FEN1 Register*, the output under voltage fault is enabled. \boxtimes 7-15 shows when V_{FBx} decreases below the UV_{THR} of 50 mV (typ.), CHx_UV is set high and turns off the associated channel. If the CHxUVFL bit is set to "1" in the *FLATEN Regiser*, the UV fault is configured as a latched fault and the associated channel turns off and remains off with the rising edge of CHx_UV. The channel can be turned on again only by re-setting the CHxEN bit to "1". For CHxUVFL = 0, the UV fault is a non-latched fault. In this case, the associated channel turns off when a UV fault occurs, but the channel goes through a restart and soft-start ramp when CHx_UV is cleared and the MFT is expired.

The UV fault is disabled during the soft-start ramp if the CHxRFEN bit is set to "0" in the FEN1 Register.

7.3.16.4 ILIM Fault

⊠ 7-9 shows that the cycle-by-cycle switch current limit is achieved by comparing the sensed switch current with a programmable ILIM threshold and terminating the duty cycle when $V_{ISPx} \ge V_{ILIM(THR)}$. The ILIM_{THR} can be set using a 2-bit value in the *ILIM Register*. If CHxILIMEN is set to zero in the *FEN2 Register*, the ILIM fault is disabled. However, the cycle-by-cycle current limit is always active as long as the sensed switch current exceeds ILIM_{THR}.

Copyright © 2023 Texas Instruments Incorporated



If CHxILIMEN is set to "1", the ILIM fault is enabled, and it can be set as a latched or non-latched fault. There is an ILIM event counter for each channel that counts the number of ILIM fault events. When the ILIM event counter reaches a programmed value, the associated channel is turned off. The maximum number of ILIM fault events can be set using a 2-bit CHxILIMCNT in *ILIM Register*. The ILIM event counter is reset every 100-CHx_{CLK} cycles to prevent transients and non-real faults, resulting in an unwanted channel disable.

If CHxILIMFL is set to "1" in the *FLATEN Register*, the ILIM event is set to a latched fault. The associated channel is turned off and remains off when the ILIM event counter reaches the programmed value. The channel can be turned on again only by re-setting the CHxEN bit to "1" in the *EN Register*.

For CHxILIMFL = 0, the ILIM fault is a non-latched fault. When the ILIM event counter reaches the programmed value, the associated channel is turned off and an ILIM fault timer, IFT, is triggered. The associated channel is turned back on by a soft-start ramp when the ILIM fault timer count is completed and the output of the ILIM event counter is cleared. The ILIM fault timer can be programmed using a 2-bit value CHxIFT in the *IFT Register*. The IFT time can be set to a value between four and 32 cycles of the input clock. The input clock of the IFT is the channel clock, CHx_{CLK} (the switching frequency f_{SW}). For example, for a channel with a switching frequency of f_{SW} = 400 kHz, the timer can be programmed from 10 to 80 µs.

⊠ 7-17 shows the simplified functional block diagram of the ILIM fault. ⊠ 7-18 shows the progress of the cycle by cycle current limit, the ILIM event counter (IFEC), the ILIM Fault Timer (IFT), and the restart of the channel for a non-latched ILIM fault.




図 7-18. ILIM Fault

The ILIM fault in CV mode is disabled during the soft-start ramp if the CHxRFEN bit is set to "0" in the *FEN1 Register*.

As stated before, it is important to note that the cycle-by-cycle switch current limit is always active even if the ILIM fault is disabled.



7.3.16.5 UVLO

For details on the UVLO fault, refer to the Internal Regulator and Undervoltage Lockout section.

7.3.16.6 ILED Over Current (OC)

When CHxOCEN is set to "1" in *FEN2 Register*, the ILED overcurrent fault is enabled, and the voltage across the current sense inputs (CSPx and CSNx) is monitored. The device sets the OC fault signal when the voltage at the output of the current sense amplifier exceeds the regulation set point V_{IADJ} by 50%. The OC fault threshold is calculated as follows:

$$V_{(CSPx-CSNx)} = 1.5 \times \frac{V_{IADJ}}{14}$$
(7)

If the CHxOCFL bit is set to "1" in *FLATEN Register*, the OC fault is configured as a latched fault and the associated channel turns off and remains off with the rising edge of CHx_OC. The channel can be turned on again only by re-setting the CHxEN bit to "1" in *EN Register*. For CHxOCFL = 0, the OC fault is a non-latched fault. In this case, the associated channel turns off when an OC fault occurs, but the channel goes through a restart and soft-start ramp when CHx_OC is cleared and the MFT is expired.

7.3.16.7 ILED Undercurrent (UC)

The ILED Undercurrent (UC) is a diagnostic feature and not a fault event. Therefore, the UC event sets the fault read bits in the FLT2 register only, and does not have any effect on the operation of the associated channel or trigger the fault pins.

The device sets the UC event when the voltage at the output of the current sense amplifier decreases by 50% from the regulation set point V_{IADJ} . The UC threshold is calculated as follows:

$$V_{(CSPx-CSNx)} = 0.5 \times \frac{V_{IADJ}}{14}$$
(8)

When PWM dimming, the UC fault read bit might be set during the time when PWM is low.

7.3.16.8 ISNOPEN, FBOPEN, and RTOPEN Faults

The device can detect open pin fault on ISNx, FBx, and RT pins. If any of these pins are opened during operation, the device turns off the associated channel (or both channels for RT open pin). The channels can be turned on again only by re-setting the CHxEN bits high and if the faults are removed.

7.3.16.9 TW and TSD

The thermal warning (TW) bit is set in the *FLT1 Register* when the junction temperature exceeds 150°C (typ). The TW event is a diagnostic feature and not a fault event. As a result, TW does not have any effect on the operation of the device.

Internal thermal shutdown (TSD) circuitry is implemented to protect the controller in the event the junction temperature exceeds a value of 175°C. In the event of TSD, the controller is forced into a shutdown mode, disabling the internal regulator. This feature is designed to prevent overheating and damage to the device.

7.3.16.10 COMPx Pull-Down and Comp-Low signal

As shown in \boxtimes 7-8, an internal switch pulls down the COMPx pin when there is a fault. The Comp-Pull-Down discharges the compensator capacitors, such that the converter start-up always begins from a known state.

The converter does not start unless the COMPx voltage decreases below 100 mV (when CHx_complow goes high).

7.4 Device Functional Modes

The TPS92682-Q1 operates in the functional modes shown in \boxtimes 7-19.






図 7-19. TPS92682 Functional Mode

7.4.1 POR Mode

Upon POR, all the register settings are reset to their default values and both channels are turned off. The device enters functional modes if the main clock, CLK_M , is active.

7.4.2 Normal Operation

In Normal operation mode, the registers can be programmed and the channels can be turned on. To operate in this mode, the LH pin must be low. The state machine for this mode is shown in \boxtimes 7-20 and \boxtimes 7-21.

The operational mode shown in \boxtimes 7-20 and \boxtimes 7-21 is only intended to describe the operation of the internal state machine and is not meant to be used as a guideline for the firmware development.

注

- State 0: After POR, all the registers are reset to their default values, and the two channels are off.
- State 1 (CHx_EN-BIT = 0): In this state, the device registers are ready to be programmed. Read FLT1 and FLT2 registers to clear all the fault read bits and the PC bit. Set the FPINRST bit in the EN register in order for the fault pins to be cleared. All the initializations must be completed before turning on the channels. The device stays in state-1 unless the condition of CHx_IADJ > 8 is met.
- State 2 (CHx_EN-BIT = 1): The device advances to state-2 when the CHx_EN bit is set to "1". In this state, all the necessary conditions for initiating the soft-start ramp are checked. The CHx_complow signal and CHx_PWM are high, and the condition of CHx_IADJ > 8 is met. If a latched fault occurs in this state, the CHx_comp pin is pulled low, the CHx_EN bits are set to zero and the device returns to state-1. For a non-latched fault, the device remains in this mode until the fault is removed.
- State 3 (SSDAC_RAMP): The SSDAC_RAMP state begins when all the conditions for the soft-start ramp initialization are met. In this state, the soft-start ramp DAC increments only when CHx_PWM is high. For CHx_PWM = LOW, the ramp is held constant. The DAC ramp re-starts the increment from the previous value at the next PWM dimming cycle, and when CHx_PWM = HIGH. If a latched-fault occurs in this state, the CHx_comp pin is pulled low, the CHx_EN bit is set to zero, and the device returns to state-1. For a non-latched fault, the associated channel is turned off, the CHx_comp pin is pulled low and the device returns to state-2. At the end of the soft-start ramp, read the FLT1 and FLT2 registers and set the FPINRST bit in the EN register in order for the fault read-bits and the fault pins to be cleared.





図 7-20. Operational Mode, States 0 and 1







7.4.3 Limp Home

The TPS92682-Q1 device enters the limp home (LH) mode, when the LH pin is pulled high (VDD, or logic level voltage). In LH mode, the device sets the operation of the device based on the SPI programmable LH-registers (register addresses 0x17 to 0x24). The LH-registers should be programmed during initialization of the device. To exit the LH mode, the LH pin must be pulled low, and the LH bit in *CFG1 Register* must be written to "0". The LH bit is set to "1" when the LH pin is pulled high. Writing a value of "1" to the LH bit does not have any effect and does not change the operation of the device.

7.5 Programming

The programming of the TPS92682-Q1 registers can be performed through a serial interface communication. The 4-wire control interface in the TPS92682-Q1 device is compatible with the Serial Peripheral Interface (SPI) bus. A Micro-Controller-Unit (MCU) can write to and read from the device registers to configure the channel operation and enable or disable a specific channel.

7.5.1 Serial Interface

The SPI bus consists of four signals: SSN, SCK, MOSI, and MISO. The SSN, SCK, and MOSI pins are TTL inputs into the TPS92682-Q1 while the MISO pin is an open-drain output. The SPI bus can be configured for both star-connect and daisy chain hardware connections.

A bus transaction is initiated by the MCU creating a falling edge on SSN. While SSN is low, the input data present on the MOSI pin is sampled on the rising edge of SCK, with MS-bit first. The output data is asserted on the MISO pin at the falling edge of the SCK. \boxtimes 7-22 shows the data transition and sampling edges of SCK.




図 7-22. SPI DATA Format

A valid transfer requires a non-zero integer multiple of 16 SCK cycles (16, 32, 48, and so forth). If SSN is pulsed low and no SCK pulses are issued before SSN rises, a SPI error is reported. Similarly, if SSN is raised before the 16th rising edge of SCK, the transfer is aborted and a SPI error is reported. If SSN is held low after the 16th falling edge of SCK and additional SCK edges occur, the data continues to flow through the TPS92682-Q1 shift register and out of the MISO pin. When SSN transitions from low-to-high, the internal digital block decodes the most recent 16 bits that were received prior to the SSN rising edge.

SSN must transition to high after a multiple of 16 SCK cycles for a transaction to be valid and does not set the SPI error bit. In the case of a write transaction, the TPS92682-Q1 logic performs the requested operation when SSN transitions high. In the case of a read transaction, the read data is output during the next frame, regardless of whether a SPI error has occurred.

The data bit on MOSI is shifted into an internal 16-bit shift register (MS-bit first) while data is simultaneously shifted out of the MISO pin. While SSN is high (bus idle), MISO is tri-stated by the open-drain driver. While SSN is low, MISO is driven according to the 16-bit data pattern being shifted out based on the prior received command. At the falling edge of the SSN, to begin a new transaction, MISO is driven with the MS-bit of the outbound data, and is updated on each subsequent falling edge of SCK.

7.5.2 Command Frame


The command frames are the only defined frame-format that are sent from master to slave on MOSI. A command frame can be either a read command or a write command. A Command frame consists of a CMD bit,



six bits of ADDRESS, a PARITY bit (odd parity), and eight bits of DATA. The format of the Command frame is shown in \boxtimes 7-23. The bit sequence is as follows:

- 1. The COMMAND bit (CMD). CMD = 1 means the transfer is a write command; CMD = 0 means it is a read command.
- 2. Six bits of ADDRESS (A5..A0)
- 3. The PARITY bit (PAR). This bit is set by the following equation: PARITY = XNOR(CMD, A5..A0, D7..D0).
- 4. Eight bits of DATA (D7..D0). For read commands, the DATA bits must be set to zero.

Both the Read and the Write Command follow the Command frame format.



🛛 7-23. Command Frame Format

7.5.3 Response Frame


There are three possible response frame formats: Read Response, Write Response, and Write Error/POR. These formats are further described below.

7.5.3.1 Read Response Frame Format

The Read Response has the following format:

- 1. The SPI Error bit (SPE)
- 2. Four reserved bits (always '1100')
- 3. The RT Open Fault bit (RTO)
- 4. The Power-Cycled bit (PC)
- 5. The Thermal Warning bit (TW)
- 6. Eight bits of DATA (D7..D0)

This is shown in 🗵 7-24. This frame is sent out by the TPS92682-Q1 following a read command.



☑ 7-24. Read Response Frame Format

7.5.3.2 Write Response Frame Format

The Write Response frame has the following format:

- 1. The SPI Error bit (SPE)
- 2. The COMMAND bit (CMD)
- 3. Six bits of ADDRESS (A5..A0)
- 4. Eight bits of DATA (D7..D0)

This is shown in \boxtimes 7-25. This frame is sent out following a write command if the previously received frame was a write command and no SPI Error occurred during that frame.

The data and address bits in the write response are the data and address that were sent in the previous write command.






図 7-25. Write Response Frame Format

7.5.3.3 Write Error/POR Frame Format

The Write Error/POR frame is simply a '1' in the MSB, followed by all zeroes (see \boxtimes 7-26). This frame is sent out by the TPS92682-Q1 internal digital block during the first SPI transfer following power-on reset, or following a write command with a SPI Error.




図 7-26. Write Error/POR

7.5.4 SPI Error

The TPS92682-Q1 device records a SPI Error if any of the following conditions occur:

- The SPI command has a non-integer multiple of 16 SCK pulses.
- Any of the DATA bits during a read command are non-zero.
- There is a parity error in the previously received command.

If any of these conditions are true, the TPS92682 sets the SPE bit high in the next response frame. A write command with a SPI Error (not 16-bit aligned or bad parity) does NOT write to the register being addressed. Similarly, a read command to FLT1 or FLT2 does not clear any active fault bits in those registers if the command has a SPI Error.

7.6 TPS92682 Registers

The SPI-accessible registers are 8-bits wide and exist in a 6-bit-addressable register array (0x00 through 0x3F). The registers in the TPS92682 device contain programmed information and operating status. Upon power-up the registers are reset to their default values. Writes to unlisted addresses are not permitted and may result in undesired operation. Reads of unlisted addresses return the zero value.

Reserved bits ("RSVD") must be written with '0' values when writing. Registers are read/write unless indicated in the description of the register. 表 7-2 lists the TPS92682 register map.

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT		
00h	EN	FPINRST	SYNCEN	CH2MAXD EN	CH1MAXD EN	CH2PDRV EN	CH1PDRV EN	CH2EN	CH1EN	00111100		
01h	CFG1	PWMPH	INTPWM	INTPWM 2PH		CH2HG	CH1HG	CH2CV	CH1CV	00000000		
02h	CFG2	CH2LEB	CH1LEB	RSVD	RSVD	CH2FILT1	RSVD	RSVD	CH1FILT1	00000000		
03h	SWDIV	RSVD	RSVD	RSVD	RSVD	CH2D	0IV1:0	00000000				
04h	ISLOPE	RSVD		CH2ISLP2:0	1	RSVD		01010101				
05h	FM	RSVD	RSVD FMMAG1:0					00000101				
06h	SOFTSTART		CH28	SS3:0			01110111					



表 7-2. TPS92682 Register Map (continued)

	表 7-2. TPS92682 Register Map (continued)											
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT		
07h	CH1IADJ				CH1IA	DJ7:0				00000000		
08h	CH2IADJ				CH2IA	DJ7:0				00000000		
09h	PWMDIV	RSVD	RSVD	RSVD	RSVD	RSVD		PWMDIV2:0		0000001		
0Ah	CH1PWML				CH1P	WM7:0				00000000		
0Bh	CH1PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	CH1P	VM9:8	0000000		
0Ch	CH2PWML				CH2P	WM7:0				0000000		
0Dh	CH2PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	CH2P	WM9:8	0000000		
0Eh	ILIM	CH2ILIN	ICNT1:0	CH1ILIN	ICNT1:0	CH2IL	-IM1:0	CH1IL	-IM1:0	00001111		
0Fh	IFT	RSVD	RSVD	RSVD	RSVD	CH2I	FT1:0	CH1I	FT1:0	00001010		
10h	MFT		CH2M	IFT3:0			CH1M	IFT3:0		10011001		
11h	FLT1	RTO	RSVD	PC	TW	CH2OV	CH10V	CH2UV	CH1UV	read		
12h	FLT2	CH2UC	CH1UC	CH2OC	CH1OC	CH2ILIM	CH1ILIM	CH2ISO	CH1ISO	read		
13h	FEN1	CH2RFEN	CH1RFEN	CH2FBOE N	CH1FBOE N	CH2OVEN	CH10VEN	CH2UVEN	CH1UVEN	00111100		
14h	FEN2	OVOPT	RSVD	CH2OCEN	CH10CEN	CH2ILIME N	CH1ILIME N	CH2ISOEN	CH1ISOE N	00001111		
15h	FLATEN	CH2ILIMF L	CH1ILIMF L	CH2OCFL	CH10CFL	CH2OVFL	CH10VFL	CH2UVFL	CH1UVFL	00000000		
16h	ov	RSVD		CH2OV2:0		RSVD		CH10V2:0		00100010		
17h	LHCFG	LHPWMP H	LHINTPW M	LHCH2MA XDEN	LHCH1MA XDEN	LHCH2PD RVEN	LHCH1PD RVEN	LHCH2EN	LHCH1EN	00111100		
18h	LHCH1IADJ				LHCH1	IADJ7:0				0000000		
19h	LHCH2IADJ				LHCH2	IADJ7:0				00000000		
1Ah	LHCH1PWM L				LHCH1	PWM7:0				00000000		
1Bh	LHCH1PWM H	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	LHCH1	PWM9:8	00000000		
1Ch	LHCH2PWM L				LHCH2	PWM7:0				00000000		
1Dh	LHCH2PWM H	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	LHCH2I	PWM9:8	00000000		
1Eh	LHILIM	LHCH2ILI	MCNT1:0	LHCH1ILI	MCNT1:0	LHCH2	ILIM1:0	LHCH1	ILIM1:0	00001111		
1Fh	LHIFT	RSVD	RSVD	RSVD	RSVD	LHCH2	2IFT1:0	LHCH1	IIFT1:0	00001010		
20h	LHMFT		LHCH2	MFT3:0			LHCH1	MFT3:0		10011001		
21h	LHFEN1	LHCH2RF EN	LHCH1RF EN	LHCH2FB OEN	LHCH1FB OEN	LHCH2OV EN	LHCH1OV EN	LHCH2UV EN	LHCH1UV EN	00111100		
22h	LHFEN2	RSVD	RSVD	LHCH2OC EN	LHCH1OC EN	LHCH2ILI MEN	LHCH1ILI MEN	LHCH2ISO EN	LHCH1ISO EN	00001111		
23h	LHFLATEN	LHCH2ILI LHCH1ILI LHCH2OC LHCH1 MFL MFL FL FL				LHCH2OV FL	LHCH1OV FL	LHCH2UV FL	LHCH1UV FL	00000000		
24h	LHOV	RSVD		LHCH2OV2:0)	RSVD		LHCH10V2:0)	00100010		
25h	CAL	CH2CAL2:0 CH2GOFF CH1CAL2:0 CH1GOFF							00000000			
26h	RESET				RESE	ET7:0				00000000		

In the following sub-sections the descriptions of different registers in $\frac{1}{2}$ 7-2 are provided.

7.6.1 EN Register

EN is the channel enable register. This register contains bits associated with the enabling of channels and several channel-related functions.



表 7-3. EN Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
00h	EN	FPINRST	SYNCEN	CH2MAX DEN	CH1MAX DEN	CH2PDRV EN	CH1PDRV EN	CH2EN	CH1EN	00111100

• FPINRST:

Setting this bit to one resets both fault pins, if there are no active faults in the system. Note that this bit is write-only. Any reads of this register return 0 in the FPINRST bit location.

SYNCEN:

0: SYNC input is disabled.

1: SYNC input is enabled.

CHxMAXDEN:

0: Maximum duty cycle for the associated channel is disabled.

- 1: Maximum duty cycle for the associated channel is enabled.
- CHxPDRVEN:

0: The associated channel PFET driver is disabled.

- 1: The associated channel PFET driver is enabled.
- CHxEN:

0: The associated channel is disabled.

1: The associated channel is enabled. SPI writes of '1' to these bits are blocked if the PC bit in the FLT1 register is high.

7.6.2 CFG1 Register

Configuration register 1

表 7-4. CFG1 Register

	3-											
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT		
01h	CFG1	PWMPH	INTPWM	2PH	LH	CH2HG	CH1HG	CH2CV	CH1CV	00000000		

• PWMPH:

0: Phase shift of 180° between internal PWM signals

1: Zero phase shift between internal PWM signals

• INTPWM:

0: External PWM inputs are used.

1: Internal PWM inputs are used.

• 2PH:

0: Single phase, two-channel configuration

- 1: Dual phase configuration
- LH:

This bit is latched high when the LH pin is set high. The LH bit remains high until this bit is written back to zero through SPI (the LH pin cannot set this bit to zero). If the LH bit is high, the LH registers are used to control the logic instead of the normal registers. The part comes out of LH mode when LH pin is pulled low and the LH bit is written to 0.



It is recommended that the LH bit always be written with a '1' during normal programming. This will ensure that a true limp-home event triggered by LH pin is captured.

• CHxHG:

0: The error-amp of the associated channel is set to low gain.

- 1: The error-amp of the associated channel is set to high gain.
- CHxCV:
 - 0: The associated channel is set in CC mode.
 - 1: The associated channel is set in CV mode.

7.6.3 CFG2 Register

Configuration register 2

	表 7-5. CFG2 Register										
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
02h	CFG2	CH2LEB	CH1LEB	RSVD	RSVD	CH2FILT1	RSVD	RSVD	CH1FILT1	0000000	

• CHxLEB:

0: Short Leading Edge Blanking

1: Long Leading Edge Blanking

• CHxFILT1: ILIM comparator filter

7.6.4 SWDIV Register

SWDIV register holds the divider value associated with dividing down the main clock to generate the channel clocks (switching frequency f_{SW}).

表 7-6. SWDIV Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
03h	SWDIV	RSVD	RSVD	RSVD	RSVD	CH2DIV1:0		CH1D	DIV1:0	00000000

CHxDIV:

00: Division = 2. $CHx_{CLK} = f_{CLKM} / 2$

01: Division = 4. $CHx_{CLK} = f_{CLKM} / 4$

- 10: Division = 8. $CHx_{CLK} = f_{CLKM} / 8$
- 11: Division = 8. $CHx_{CLK} = f_{CLKM} / 8$

7.6.5 ISLOPE Register

The CHxISLP in ISLOPE register programs the CHx_Islope current into a 5-k Ω resistor shown in \boxtimes 7-9, which generates a slope compensation ramp with the magnitude of V_{SLP(PK)} = CHx_Islope × 5 k Ω .

	表 7-7. ISLOPE Register											
ADDR	ADDR REGISTER D7 D6 D5 D4 D3 D2 D1 D0 I											
04h	ISLOPE	RSVD	CH2ISLP2:0			RSVD	01010101					

CHxISLP:

000: V_{SLP(PK)} = 0 mV

001: V_{SLP(PK)} = 50 mV

010: V_{SLP(PK)} = 100 mV

- 011: V_{SLP(PK)} = 150 mV 100: V_{SLP(PK)} = 200 mV
- 101: V_{SLP(PK)} = 250 mV
- 110: V_{SLP(PK)} = 300 mV
- 111: V_{SLP(PK)} = 350 mV

7.6.6 FM Register

FM contains the Frequency Modulation configuration bits.

表 7-8. FM Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
05h	FM	RSVD	RSVD	FMM	AG1:0		FMFR	EQ3:0		00000101	

• The CLK_M frequency is varied by a percentage defined by FMMAG:

00: Frequency modulation is disabled.

- 01: The modulation magnitude is set to $\pm 3.75\%$.
- 10: The modulation magnitude is set to $\pm 7.5\%$.

11: The modulation magnitude is set to $\pm 15\%$.

• The FMFREQ programs a division factor applied to CLK_M that sets the frequency modulation:

0000: FM frequency is 1÷4096 of CLK_M frequency.

- 0001: FM frequency is 1÷3584 of CLK_M frequency.
- 0010: FM frequency is 1÷3072 of CLK_{M} frequency.

0011: FM frequency is 1÷2560 of CLK_{M} frequency.

- 0100: FM frequency is 1÷2048 of CLK_{M} frequency.
- 0101: FM frequency is $1\div1536$ of CLK_M frequency.

0110: FM frequency is 1÷1024 of CLK_{M} frequency.

- 0111: FM frequency is 1÷512 of \mbox{CLK}_M frequency.
- 1000: FM frequency is 1÷256 of CLK_{M} frequency.
- 1001: FM frequency is 1÷128 of CLK_M frequency.
- 1010: FM frequency is 1÷64 of CLK_{M} frequency.
- 1011: FM frequency is $1\div32$ of CLK_M frequency.
- 1100: FM frequency is 1÷16 of CLK_{M} frequency.
- 1101: FM frequency is $1 \div 8$ of CLK_M frequency.
- 1110: Frequency modulation is disabled.
- 1111: Frequency modulation is disabled.

7.6.7 SOFTSTART Register

The SOFTSTART register determines the division factor to be applied to the input clock of the soft-start 8-bit ramp counter.



DEFAULT

01110111

ADDR REGISTER D7 D3 D2 D6 D5 D4 **D1** D0 SOFTSTART CH2SS3:0 06h CH1SS3:0 CHxSS: 0000: Soft-start is disabled. 0001: Division factor = 2 0010: Division factor = 4 0011: Division factor = 60100: Division factor = 8 0101: Division factor = 12 0110: Division factor = 16 0111: Division factor = 20 1000: Division factor = 26 1001: Division factor = 32 1010: Division factor = 38 1011: Division factor = 46 1100: Division factor = 54 1101: Division factor = 64

表 7-9. SOFTSTART Register

- 1110: Division factor = 80
- 1111: Division factor = 100

If 2PH is set to '1', only CH1 parameter is used.

7.6.8 CH1IADJ Register

CH1IADJ register programs the 8-bit IADJ DAC for the channel-1. If CH1IADJ \leq 8, channel-1 is turned off. The DAC output can be set from 85 mV (code 9) to 2.4 V (code 255).

表 7-10. CH1IADJ Register											
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
07h	CH1IADJ		CH1IADJ7:0							00000000	

7.6.9 CH2IADJ Register

CH2IADJ register programs the 8-bit IADJ DAC for the channel 2. If CH2IADJ \leq 8, channel-2 is turned off. The DAC output can be set from 85 mV (code 9) to 2.4 V (code 255).

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
08h	CH2IADJ		CH2IADJ7:0								

If 2PH is set to '1', only CH1 parameter is used.

7.6.10 PWMDIV Register

PWMDIV register sets the clock divider for the internal PWM generator block.



表 7-12. PWMDIV Register ADDR REGISTER DEFAULT D7 D6 D5 D4 D3 D2 D1 D0 **PWMDIV** 09h RSVD RSVD RSVD RSVD RSVD PWMDIV2:0 0000001

PWMDIV:

000: PWM_{CLK} = CLK_M ÷ 1

001: $PWM_{CLK} = CLK_M \div 2$

010: $PWM_{CLK} = CLK_M \div 3$

011: $PWM_{CLK} = CLK_M \div 4$

100: $PWM_{CLK} = CLK_M \div 5$

101: $PWM_{CLK} = CLK_M \div 6$

110: $PWM_{CLK} = CLK_M \div 7$

111: $PWM_{CLK} = CLK_M \div 8$

7.6.11 CH1PWML Register

CH1PWML register sets the eight LSBs of the PWM-width on a 10-bit counter for channel-1.

表 7-13. CH1PWML Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Ah	CH1PWML					WM7:0				00000000

7.6.12 CH1PWMH Register

CH1PWMH register sets the two MSBs of the PWM-width on a 10-bit counter for channel-1.

表 7-14. CH1PWMH Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Bh	CH1PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	CH1P\	VM9:8	0000000

7.6.13 CH2PWML Register

CH2PWML register sets the eight LSBs of the PWM-width on a 10-bit counter for channel-2.

			表	7-15. CH2	2PWML R	legister				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Ch	CH2PWML				CH2P	WM7:0	•			00000000

7.6.14 CH2PWMH Register

CH2PWMH register sets the two MSBs of the PWM-width on a 10-bit counter for channel-2.

表 7-16. CH2PWMH Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Dh	CH2PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	CH2P	VM9:8	00000000

7.6.15 ILIM Register

ILIM register configures the ILIM event counter and the VILIM(THR) of channel-1 and channel-2.

表 7-17. ILIM Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Eh	ILIM	CH2ILIN	ICNT1:0	CH1ILIN	ICNT1:0	CH2IL	IM1:0	CH1IL	IM1:0	00001111

Copyright © 2023 Texas Instruments Incorporated



ILIM event counter counts the number of ILIM fault events before disabling the associated channel completely or initiating the ILIM Fault Timer.

CHxILIMCNT:

00: ILIM event counter threshold = 1

01: ILIM event counter threshold = 4

10: ILIM event counter threshold = 16

- 11: ILIM event counter threshold = 32
- The current limit threshold voltage of the associated channel is set by CHxILIM:

00: V_{ILIM(THR)} = 75 mV

01: V_{ILIM(THR)} = 100 mV

10: V_{ILIM(THR)} = 150 mV

11: V_{ILIM(THR)} = 250 mV

7.6.16 IFT Register

ILIM Fault Timer register, IFT, determines the maximum count value of a 6-bit counter used for the ILIM Fault Timer. The clock for the ILIM Fault Timer is the CHx_{CLK} .

表 7-18. IFT Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
0Fh	IFT	RSVD	RSVD	RSVD	RSVD	CH2I	FT1:0	CH1I	FT1:0	00001010

• CHxIFT:

00: ILIM Fault Timer maximum count = 4

01: ILIM Fault Timer maximum count = 8

10: ILIM Fault Timer maximum count = 16

11: ILIM Fault Timer maximum count = 32

If 2PH is set to '1', only CH1 parameters are used and only ILIM Fault Timer 1 is active. In this case, ILIM Fault Timer 1 affects both channels.

7.6.17 MFT Register

Main Fault Timer register, MFT, determines the maximum count value of a 14-bit counter, used for the Main Fault Timer. The clock for the MFT is the CHx_{CLK} .

				表 7-19.	MFT Regi	ster				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
10h	MFT		CH2M	IFT3:0			CH1M	IFT3:0		10011001

• CHxMFT:

0000: Main Fault Timer maximum count = 0 (Main Fault Timer is disabled)

0001: Main Fault Timer maximum count = 1000

0010: Main Fault Timer maximum count = 1500

0011: Main Fault Timer maximum count = 2000

0100: Main Fault Timer maximum count = 2500

0101: Main Fault Timer maximum count = 3000

- 0110: Main Fault Timer maximum count = 3500
- 0111: Main Fault Timer maximum count = 4000
- 1000: Main Fault Timer maximum count = 5000
- 1001: Main Fault Timer maximum count = 6000
- 1010: Main Fault Timer maximum count = 7000
- 1011: Main Fault Timer maximum count = 8000
- 1100: Main Fault Timer maximum count = 10000
- 1101: Main Fault Timer maximum count = 12000
- 1110: Main Fault Timer maximum count = 14000
- 1111: Main Fault Timer maximum count = 16383

If 2PH is set to '1', only CH1 parameters are used and only Fault Timer 1 is active. In this case, Fault Timer 1 affects both channels.

7.6.18 FLT1 Register (read only)

FLT1 register bits are set if a selected fault shown in $\frac{1}{2}$ 7-20 occurs. Reading this register clears the bits that are set, if the associated faults no longer exist. Note that the clearing of the bits happens at the end of the read response SPI transfer, not at the end of the read command SPI transfer.

表 7-20. FLT1 Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
11h	FLT1	RTO	RSVD	PC	TW	CH2OV	CH10V	CH2UV	CH1UV	read

- RTO: RT pin is open.
- PC: Power Cycled bit; This bit is set at power up and upon POR. Neither of the two channels can be enabled while this bit is set. The PC bit must be cleared before the soft-start DAC state machine can progress and the channels can be turned on. To clear the PC bit, FLT1 register should be read. The clearing of the Fault-Readbits happens at the end of the SPI transfer read response, not at the end of the read command.
- TW: Thermal Warning bit
- CHxOV: Output overvoltage fault (CH2OV is disabled if 2PH is set to '1').
- CHxUV: Output undervoltage fault (CH2UV is disabled if 2PH is set to '1').

7.6.19 FLT2 Register (read only)

FLT2 register bits are set if a selected fault shown in $\frac{1}{2}$ 7-21 occurs. Reading this register clears the bits that are set, if the associated faults no longer exist. Note that the clearing of the bits happens at the end of the read response SPI transfer, not at the end of the read command SPI transfer.

				£X /-21. I	LIZ Reg	Ster				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
12h	FLT2	CH2UC	CH1UC	CH2OC	CH1OC	CH2ILIM	CH1ILIM	CH2ISO	CH1ISO	read

主 7 04 ELTO Destinter

- CHxUC: CHx output current less than 0.5 times of the set value (CH2UC is disabled if 2PH is set to '1').
- CHxOC: CHx output current more then 1.5 times of the set value (CH2OC is disabled if 2PH is set to '1').
- CHxILIM: ILIM bit is only set after CHxILIMCNT counter has reached the programmed value.
- CHxISO: Open pin detection on ISN pins

7.6.20 FEN1 Register

Fault Enable-1 register, FEN1, determines which of the faults shown in $\frac{1}{2}$ 7-22 are enabled. If a fault enable is set to '1', it is enabled and it will affect the operation of the associated channel. The faults that are disabled will not affect the CHx fault pin output.



表 7-22. FEN1 Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
13h	FEN1	CH2RFEN	CH1RFEN	CH2FBOE N	CH1FBOE N	CH2OVEN	CH1OVEN	CH2UVEN	CH1UVEN	00111100

• Ramp Fault Enable, CHxRFEN:

0: Disables the CHxUV fault from affecting channel operation before or during the Soft-start ramp. In CV mode, CHx ILIM neither triggers the IFT, nor turns off the channel before or during the Soft-start ramp. Note that the cycle-by-cycle current limit is still active.

1: All the enabled faults are active before or during the Soft-start ramp.

- CHxFBOEN: if set to '1', FB pin open fault is enabled. There are no associated fault read bits for this fault.
- CHxOVEN: if set to '1', output overvoltage fault is enabled. CH2OV fault is disabled if 2PH bit is set to '1'.
- CHxUVEN: if set to '1', output undervoltage fault is enabled. CH2UV fault is disabled if 2PH bit is set to '1'.

If 2PH is set to '1', only CH1 parameter is used.

7.6.21 FEN2 Register

Fault Enable-2 register, FEN2, determines which of the faults shown in $\frac{1}{2}$ 7-23 are enabled. If a fault enable is set to '1', it is enabled and it will affect the operation of the associated channel. The faults that are disabled will not affect the CHx fault pin output.

表 7-23. FEN2 Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
14h	FEN2	OVOPT	RSVD	CH2OCE N	CH1OCE N	CH2ILIME N	CH1ILIME N	CH2ISOE N	CH1ISOE N	00001111

- OVOPT: if set to '1', the OV fault is only captured by the analog block and the digital state machine is not affected by the overvoltage fault.
- CHxOCEN: if set to '1', output overcurrent fault is enabled.
- CHxILIMEN: if set to '1', ILIM fault is enabled.
- CHxISOEN: if set to '1', ISN open pin fault is enabled.

If 2PH is set to '1', only CH1 parameter is used.

7.6.22 FLATEN Register

Fault Latch Enable register, FLATEN, determines which of the faults shown in $\frac{1}{5}$ 7-24 are latched faults. A latched fault turns off the channel. In this case, to turn the channel back on, the CHxEN should be set to '1' in $\frac{1}{5}$ 7-3 through a SPI write command.

			2	<u>, 1-27.1 E</u>		gister				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
15h	FLATEN	CH2ILIMF L	CH1ILIMF L	CH2OCFL	CH10CFL	CH2OVFL	CH10VFL	CH2UVFL	CH1UVFL	00000000

表 7-24. FLATEN Register

- CHxILIMFL: if set to '1', ILIM fault is set to a latched fault.
- CHxOCFL: if set to '1', output overcurrent fault is set to a latched fault.
- CHxOVFL: if set to '1', output overvoltage fault is set to a latched fault.
- CHxUVFL: if set to '1', output undervoltage fault is set to a latched fault.

If 2PH is set to '1', only CH1 parameter is used.

7.6.23 OV Register

CHxOV programs a 3-bit DAC to set the OV threshold relative to the VFB_{REF}.



表 7-25. OV Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
16h	ov	RSVD		CH2OV2:0		RSVD		CH10V2:0		00100010

• CHxOV:

000: $OV_{THR} = VFB_{REF} \times (1.000)$

001: OV_{THR} = VFB_{REF}×(1.025)

010: $OV_{THR} = VFB_{REF} \times (1.050)$

011: OV_{THR} = VFB_{REF}×(1.075)

100: $OV_{THR} = VFB_{REF} \times (1.100)$

101: OV_{THR} = VFB_{REF}×(1.125)

110: $OV_{THR} = VFB_{REF} \times (1.150)$

111: $OV_{THR} = VFB_{REF} \times (1.200)$

If 2PH is set to '1', only CH1 parameter is used.

7.6.24 LHCFG Register

LHCFG is the Limp-Home Configuration register. The settings in this register are applied when LH pin is set high.

			-			9.0.0				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
17h	LHCFG	LHPWMP H	LHINTPW M	LHCH2MA XDEN	LHCH1MA XDEN	LHCH2PD RVEN	LHCH1PD RVEN	LHCH2EN	LHCH1EN	00111100

表 7-26. LHCFG Register

• LHPWMPH:

0: Phase shift of 180° between internal PWM signals

1: Zero phase shift between internal PWM signals

• LHINTPWM:

0: External PWM inputs are used.

1: Internal PWM inputs are used.

- LHCHxMAXDEN:
 - 0: Maximum duty cycle for the associated channel is disabled.
 - 1: Maximum duty cycle for the associated channel is enabled.
- LHCHxPDRVEN:
 - 0: The associated channel PFET driver is disabled.
 - 1: The associated channel PFET driver is enabled.
- LHCHxEN:
 - 0: The associated channel is disabled.
 - 1: The associated channel is enabled.

If 2PH is set to '1', only CH1 parameter is used.



7.6.25 LHCH1IADJ Register

LHCH1IADJ register programs the 8-bit IADJ DAC for channel-1. The settings in this register are applied when LH pin is set high. If LHCH1IADJ \leq 8, the channel-1 is turned off. The DAC output can be set from 85 mV (code 9) to 2.4 V (code 255).

				表	7-27. LHC	H1IADJ F	Register				
ADDR REGISTER D7 D6 D5 D4 D3 D2 D1 D0 II											DEFAULT
	18h LHCH1IADJ LHCH1IADJ7:0									00000000	

7.6.26 LHCH2IADJ Register

LHCH2IADJ register programs the 8-bit IADJ DAC for channel-2. The settings in this register are applied when LH pin is set high. If LHCH2IADJ \leq 8, the channel-2 is turned off. The DAC output can be set from 85 mV (code 9) to 2.4 V (code 255).

表 7-28. LHCH2IADJ Register

						•				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
19h	LHCH2IADJ				LHCH2	IADJ7:0				00000000

If 2PH is set to '1', only CH1 parameter is used.

7.6.27 LHCH1PWML Register

LHCH1PWML register sets the eight LSBs of the PWM-width on a 10-bit counter for channel-1. The settings in this register are applied when LH pin is set high.

表 7-29. LHCH1PWML Register

						-				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
1Ah	LHCH1PWML				LHCH1	PWM7:0				0000000

7.6.28 LHCH1PWMH Register

LHCH1PWMH register sets the two MSBs of the PWM-width on a 10-bit counter for channel-1. The settings in this register are applied when LH pin is set high.

表 7-30. LHCH1PWMH Register

						•				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
1Bh	LHCH1PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	LHCH1	PWM9:8	00000000

7.6.29 LHCH2PWML Register

LHCH2PWML register sets the eight LSBs of the PWM-width on a 10-bit counter for channel-2. The settings in this register are applied when LH pin is set high.

表 7-31. LHCH2PWML Register

						U				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
1Ch	LHCH2PWML			•	LHCH2	PWM7:0	•			00000000

If 2PH is set to '1', only CH1 parameter is used.

7.6.30 LHCH2PWMH Register

LHCH2PWMH register sets the two MSBs of the PWM-width on a 10-bit counter for channel-2. The settings in this register are applied when LH pin is set high.



表 7-32. LHCH2PWMH Register

						•					
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
1Dh	LHCH2PWMH	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	LHCH2F	PWM9:8	00000000	

If 2PH is set to '1', only CH1 parameter is used.

7.6.31 LHILIM Register

LHILIM register configures the ILIM event counter and the $V_{ILIM(THR)}$ of channel-1 and channel-2. The settings in this register are applied when LH pin is set high.

表 7-33. LHILIM Register

			•		-	J J				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
1Eh	LHILIM	LHCH2ILI	MCNT1:0	LHCH1ILI	MCNT1:0	LHCH2	ILIM1:0	LHCH1	ILIM1:0	00001111

LHILIM-counter counts the number of ILIM fault events before disabling the associated channel completely or initiating the ILIM Fault Timer.

• LHCHxILIMCNT:

00: ILIM event counter threshold = 1

01: ILIM event counter threshold = 4

10: ILIM event counter threshold = 16

11: ILIM event counter threshold = 32

- The current limit threshold voltage of the associated channel is set by LHCHxILIM:
 - 00: V_{ILIM(THR)} = 75 mV
 - 01: V_{ILIM(THR)} = 100 mV
 - 10: V_{ILIM(THR)} = 150 mV
 - 11: V_{ILIM(THR)} = 250 mV

7.6.32 LHIFT Register

LHIFT register determines the maximum count value of a 6-bit counter used for the ILIM Fault Timer. The clock for the ILIM Fault Timer is the CHx_{CLK} . The settings in this register are applied when LH pin is set high.

	表 7-34. LHIFT Register									
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
1Fh	LHIFT	RSVD	RSVD	RSVD	RSVD	LHCH2	2IFT1:0	LHCH1	IFT1:0	00001010

LHCHxIFT:

00: ILIM Fault Timer maximum count = 4

01: ILIM Fault Timer maximum count = 8

- 10: ILIM Fault Timer maximum count = 16
- 11: ILIM Fault Timer maximum count = 32

If 2PH is set to '1', only CH1 parameters are used and only ILIM Fault Timer 1 is active. In this case, ILIM Fault Timer-1 affects both channels.

7.6.33 LHMFT Register

LHMFT register determines the maximum count value of a 14-bit counter, used for the Main Fault Timer. The clock for the MFT is the CHx_{CLK} . The settings in this register are applied when LH pin is set high.



表 7-35. LHMFT Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
20h	LHMFT		LHCH2	MFT3:0			LHCH1	MFT3:0		10011001

LHCHxMFT:

0000: Main Fault Timer maximum count = 0 (Main Fault Timer is disabled)

0001: Main Fault Timer maximum count = 1000

0010: Main Fault Timer maximum count = 1500

0011: Main Fault Timer maximum count = 2000

0100: Main Fault Timer maximum count = 2500

0101: Main Fault Timer maximum count = 3000

0110: Main Fault Timer maximum count = 3500

0111: Main Fault Timer maximum count = 4000

1000: Main Fault Timer maximum count = 5000

1001: Main Fault Timer maximum count = 6000

1010: Main Fault Timer maximum count = 7000

1011: Main Fault Timer maximum count = 8000

1100: Main Fault Timer maximum count = 10000

1101: Main Fault Timer maximum count = 12000

1110: Main Fault Timer maximum count = 14000

1111: Main Fault Timer maximum count = 16383

If 2PH is set to '1', only CH1 parameters are used and only Fault Timer 1 is active. In this case, Fault Timer 1 affects both channels.

7.6.34 LHFEN1 Register

LHFEN1 register determines which of the faults shown in $\frac{1}{27}$ 7-36 are enabled. If a fault enable is set to '1', it is enabled and it will affect the operation of the associated channel. The faults that are disabled will not affect the CHx fault pin output. The settings in this register are applied when LH pin is set high.

			1	X /-30. LF	ILENIKE	gister				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
21h	LHFEN1	LHCH2RF EN	LHCH1RF EN	LHCH2FB OEN	LHCH1FB OEN	LHCH2OV EN	LHCH1OV EN	LHCH2UV EN	LHCH1UV EN	00111100

表 7-36. LHFEN1 Register

LHCHxRFEN:

0: Disables the CHxUV fault from affecting channel operation before or during the Soft-start ramp. In CV mode, CHx ILIM neither triggers the IFT, nor turns off the channel before or during the Soft-start ramp. Note that the cycle-by-cycle current limit is still active.

1: All the enabled faults are active before or during the Soft-start ramp.

- LHCHxFBOEN: if set to '1', FB pin open fault is enabled. There are no associated fault read bits for these faults.
- LHCHxOVEN: if set to '1', output overvoltage fault is enabled. CH2OV fault is disabled if 2PH bit is set to '1'.
- LHCHxUVEN: if set to '1', output undervoltage fault is enabled. CH2UV fault is disabled if 2PH bit is set to '1'.

If 2PH is set to '1', only CH1 parameter is used.



7.6.35 LHFEN2 Register

LHFEN2 register determines which of the faults shown in $\frac{1}{27}$ 7-37 are enabled. If a fault enable is set to '1', it is enabled and it will affect the operation of the associated channel. The faults that are disabled will not affect the CHx fault pin output. The settings in this register are applied when LH pin is set high.

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
22h	LHFEN2	RSVD	RSVD	LHCH2OC EN	LHCH1OC EN	LHCH2ILI MEN	LHCH1ILI MEN	LHCH2IS OEN	LHCH1IS OEN	00001111

表 7-37. LHFEN2 Register

• LHCHxOCEN: if set to '1', output overcurrent fault is enabled.

• LHCHxILIMEN: if set to '1', ILIM fault is enabled.

• LHCHxISOEN: if set to '1', ISN open pin fault is enabled.

If 2PH is set to '1', only CH1 parameter is used.

7.6.36 LHFLATEN Register

LHFLATEN register determines which of the faults shown in $\frac{1}{8}$ 7-38 are latched faults. A latched fault turns off the channel. In this case, to turn on the channel back on, the CHxEN should be set to '1' in $\frac{1}{8}$ 7-3 through a SPI write command. The settings in this register are applied when LH pin is set high.

表 7-38. LHFLATEN Register

						<u> </u>				
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
23h	LHFLATEN	LHCH2ILI MFL	LHCH1ILI MFL	LHCH2OC FL	LHCH1OC FL	LHCH2OV FL	LHCH1OV FL	LHCH2UV FL	LHCH1UV FL	00000000

- LHCHxILIMFL: if set to '1', ILIM fault is set to a latched fault.
- LHCHxOCFL: if set to '1', output overcurrent fault is set to a latched fault.
- LHCHxOVFL: if set to '1', output overvoltage fault is set to a latched fault.
- LHCHxUVFL: if set to '1', output undervoltage fault is set to a latched fault.

If 2PH is set to '1', only CH1 parameter is used.

7.6.37 LHOV Register

LHCHxOV register programs a 3-bit DAC to set the OV threshold relative to the VFB_{REF}. The settings in this register are applied when LH pin is set high.

7 20 LUOV Deviator

	Z 7-39. LHOV Register									
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
24h	LHOV	RSVD	LHCH2OV2:0		RSVD	RSVD LHCH10V2:0				

• LHCHxOV:

000: $OV_{THR} = VFB_{REF} \times (1.000)$ 001: $OV_{THR} = VFB_{REF} \times (1.025)$ 010: $OV_{THR} = VFB_{REF} \times (1.050)$ 011: $OV_{THR} = VFB_{REF} \times (1.075)$

- 100: OV_{THR} = VFB_{REF} × (1.100)
- 101: OV_{THR} = VFB_{REF} × (1.125)
- 110: $OV_{THR} = VFB_{RFF} \times (1.150)$
- 111: OV_{THR} = VFB_{RFF} × (1.200)

If 2PH is set to '1', only CH1 parameter is used.



7.6.38 CAL Register

The CAL register includes calibration bits for the switch current sense circuitry.

表 7-40. CAL Register										
ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
25h	CAL	CH2CAL2:0		CH2GOFF	CH1CAL2:0			CH1GOFF	00000000	

CHxCAL: Each channel has three calibration bits, which adds 2.5 mV of offset per bit (2.5 mV to 17.5 mV) to the switch current sense voltage threshold. The calibration bits can decrease the offset mismatch between the switch current sense of the two channels and improve the current sharing in two phase applications.

CHxGOFF: This bit turns off the associated channel, when set to "1".

•

7.6.39 RESET Register

Writing 0xC3 to the RESET register resets all writable registers to their default values. This register is write-only and reads from this register return 0. Note that a RESET command does not reset the PC bit in $\frac{1}{2}$ 7-20 to its power-on default value of '1'.

表 7-41. RESET Register

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
26h	RESET				RES	ET7:0				00000000



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要がありま す。

8.1 Application Information General Design Considerations

The TPS92682-Q1 can be configured both in CC and CV mode. In both cases, the following general design procedures are applicable.

8.1.1 Switching Frequency, f_{SW}

To set the switching frequency for each channel, refer to the Oscillator section.

8.1.2 Duty Cycle Considerations

The switch duty cycle, D, defines the converter operation and is a function of the input and output voltages. In steady state, the duty cycle is derived using the expression:

Boost:

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}} - \mathsf{V}_{\mathsf{IN}}}{\mathsf{V}_{\mathsf{O}}} \tag{9}$$

Buck-Boost:

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}}}{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{IN}}} \tag{10}$$

The minimum duty cycle, D_{MIN} , and maximum duty cycle, D_{MAX} , are calculated by substituting maximum input voltage, $V_{IN(MAX)}$, and the minimum input voltage, $V_{IN(MIN)}$, respectively in the previous expressions. The minimum duty cycle achievable by the device is determined by the leading edge blanking period and the switching frequency. The maximum duty cycle is limited by the internal oscillator to 90% (typ) to allow for minimum off-time. It is necessary for the operating duty cycle to be within the operating limits of the device to ensure closed-loop regulation over the specified input and output voltage range.

8.1.3 Main Power MOSFET Selection

The power MOSFET is required to sustain the maximum switch node voltage, V_{SW} , and switch RMS current derived based on the converter topology. TI recommends a drain voltage V_{DS} rating of at least 10% greater than the maximum switch node voltage to ensure safe operation.

The worst case MOSFET RMS current for Boost and Buck-Boost topology depends on the maximum output power, $P_{O(MAX)}$, and is calculated for Boost in $\neq 11$ and for Buck-Boost in $\neq 12$.

$$I_{Q(RMS)} = \frac{P_{O(MAX)}}{V_{IN(MIN)}} \times \sqrt{\left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right)}$$
(11)
$$I_{Q(RMS)} = \frac{P_{O(MAX)}}{V_{IN(MIN)}} \times \sqrt{\left(1 + \frac{V_{IN(MIN)}}{V_{O(MIN)}}\right)}$$
(12)

Select a MOSFET with low total gate charge, Q_q, to minimize gate drive and switching losses.

8.1.4 Rectifier Diode Selection

A Schottky diode (when used as a rectifier) provides the best efficiency due to its low forward voltage drop and near-zero reverse recovery time. TI recommends a diode with a reverse breakdown voltage, $V_{D(BR)}$, greater than or equal to MOSFET drain-to-source voltage, V_{DS} , for reliable performance. It is important to understand the leakage current characteristics of the Schottky diode, especially at high operating temperatures as it impacts the overall converter operation and efficiency.

The diode power rating and package is selected based on the calculated current, the ambient temperature and the maximum allowable temperature rise.

8.1.5 Switch Current Sense Resistor

The switch current sense resistor, R_{IS} , is used to implement peak current mode control and to set the peak switch current limit. The value of R_{IS} is selected to protect the main switching MOSFET under fault conditions. R_{IS} can be calculated based on peak inductor current, $I_{L(PK)}$, and switch current limit threshold, $V_{ILIM(THR)}$.

$$\mathsf{R}_{\mathsf{IS}} = \frac{\mathsf{V}_{\mathsf{ILIM}(\mathsf{THR})}}{1.2 \times \mathsf{I}_{\mathsf{L}(\mathsf{PK})}}$$

In $\not\equiv$ 13, 20% margin is considered for transient conditions.

🖾 8-1. IS Input Filter

The use of a 1-nF and 100- Ω low-pass filter is optional. The recommended filter resistor value is less than 500 Ω to limit its influence on the internal slope compensation signal.

8.1.6 Slope Compensation


The magnitude of internal artificial ramp, V_{SLP} , is set by the ISLOPE register shown in $\gtrsim 7-7$. The slope of the artificial ramp is V_{SLP} / T_{SW} , where T_{SW} is the switching period. $\rightrightarrows 14$ shows a choice of V_{SLP} , which is sufficient for the stability of the Boost or Buck-Boost topologies over the entire range of duty-cycle D. In practice, slightly smaller V_{SLP} can be selected for a given application. The value of V_{SLP} in $\rightrightarrows 14$ is determined by the inductor, L, the switch current sense resistor, R_{IS} , output voltage, V_O , and the switching period, T_{SW} .

$$V_{SLP} \ge \frac{V_{O}}{2 \times L} \times R_{IS} \times T_{SW}$$
(14)

8.1.7 Soft Start

As described in the *Soft Start* section, the ramp can be programmed using *SOFTSTART Register*. The soft-start time, t_{SS} , is the time for the internal digital ramp to complete the 256 counts (from 0-V to 2.8-V typ). Program the *SOFTSTART Register* with a SSx_{DIV} that is found using \neq 15. The maximum time, t_{SS} , for each channel is related to the maximum value of SSx_{DIV} in *SOFTSTART Register*.

$$SSx_{DIV} \ge \frac{t_{SS} \times f_{SW}}{256}$$
(15)






(13)



8.2 Application Information CC Mode

The TPS92682-Q1 controller, when configured in CC mode, is suitable for implementing step-up or step-down LED driver topologies including BOOST, BUCK-BOOST, SEPIC, and so forth. This section presents the design process for the BOOST and BUCK-BOOST converters. The expressions derived for the BUCK-BOOST topology can be altered to select components for a 1:1 coupled-inductor SEPIC converter. The design procedure can be easily adapted for FLYBACK and similar converter topologies.





8.2.1 Inductor Selection

The choice of inductor sets the continuous conduction mode (CCM) and discontinuous conduction mode (DCM) boundary condition. Therefore, one approach of selecting the inductor value is by deriving the relationship between the output power corresponding to CCM-DCM boundary condition, $P_{O(BDRY)}$, and inductance, L. This approach ensures CCM operation in battery-powered LED driver applications that are required to support different LED string configurations with a wide range of programmable LED current set points. The CCM-DCM boundary condition can be estimated either based on the lowest LED current and the lowest output voltage requirements for a given application or as a fraction of maximum output power, $P_{O(MAX)}$.

(16)

 $P_{O(BDRY)} \leq I_{LED(MIN)} \times V_{O(MIN)}$

$$\frac{P_{O(MAX)}}{4} \le P_{O(BDRY)} \le \frac{P_{O(MAX)}}{2}$$
(17)

Boost:

$$L = \frac{V_{IN}^2}{2 \times P_{O(BDRY)} \times f_{SW}} \times \left(1 - \frac{V_{IN}}{V_O}\right)$$
(18)

Buck-Boost:

$$L = \frac{1}{2 \times P_{O(BDRY)} \times f_{SW} \times \left(\frac{1}{V_O} + \frac{1}{V_{IN}}\right)^2}$$
(19)

Select an inductor with a saturation current rating greater than the peak inductor current, $I_{L(PK)}$, at the maximum operating temperature.

Boost:

$$I_{L(PK)} = \frac{P_{O(MAX)}}{V_{IN(MIN)}} + \frac{V_{IN(MIN)}}{2 \times L \times f_{SW}} \times \left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right)$$
(20)

Buck-Boost:

$$I_{L(PK)} = P_{O(MAX)} \times \left(\frac{1}{V_{O(MIN)}} + \frac{1}{V_{IN(MIN)}}\right) + \frac{V_{O(MIN)} \times V_{IN(MIN)}}{2 \times L \times f_{SW} \times \left(V_{O(MIN)} + V_{IN(MIN)}\right)}$$
(21)

8.2.2 Output Capacitor Selection

The output capacitors are required to attenuate the discontinuous or large ripple output current, and achieve the desired peak-to-peak LED current ripple, $\Delta i_{\text{LED}(PP)}$. The capacitor value depends on the total series resistance of the LED string, r_D , and the switching frequency, f_{SW} . The capacitance required for the target LED ripple current can be calculated based on following equations.

Boost:

$$C_{OUT} = \frac{I_{LED(MAX)}}{\Delta i_{LED(PP)} \times f_{SW} \times r_{D}} \times \left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right)$$
(22)

Buck-Boost:

$$C_{OUT} = \frac{I_{LED(MAX)} \times V_{O(MIN)}}{\Delta i_{LED(PP)} \times f_{SW} \times r_{D(MIN)} \times (V_{O(MIN)} + V_{IN(MIN)})}$$
(23)

When choosing the output capacitors, it is important to consider the ESR and the ESL characteristics as they directly impact the LED current ripple. Ceramic capacitors are the best choice due to their low ESR, high ripple current rating, long lifetime, and good temperature performance. When selecting ceramic capacitors, it is important to consider the derating factors associated with higher temperature and the DC bias operating conditions. TI recommends an X7R dielectric with voltage rating greater than maximum LED stack voltage. An aluminum electrolytic capacitor can be used in parallel with ceramic capacitors to provide bulk energy storage.



The aluminum capacitors must have necessary RMS current and temperature ratings to ensure prolonged operating lifetime. The minimum allowable RMS output capacitor current rating, $I_{COUT(RMS)}$, can be approximated as:

Boost and Buck-Boost:

$$I_{\text{COUT}(\text{RMS})} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$
(24)

8.2.3 Input Capacitor Selection

The input capacitor, C_{IN} , reduces the input voltage ripple and stores energy to supply input current during input voltage or PWM dimming transients. The series inductor in the Boost and SEPIC topologies provides continuous input current and requires a smaller input capacitor to achieve desired input voltage ripple, $\Delta v_{IN(PP)}$. The Buck-Boost and Flyback topologies have discontinuous input current and require a larger capacitor to achieve the same input voltage ripple. Based on the switching frequency, f_{SW} , and the maximum duty cycle, D_{MAX} , the input capacitor value can be calculated for each channel as follows:

Boost:


$$C_{IN} = \frac{V_{IN(MIN)}}{8 \times L \times f_{SW}^2 \times \Delta v_{IN(PP)}} \times \left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right)$$
(25)

Buck-Boost:

$$C_{IN} = \frac{P_{O(MAX)}}{f_{SW} \times \Delta v_{IN(PP)} \times V_{IN(MIN)}}$$
(26)

X7R dielectric-based ceramic capacitors are the best choice due to their low ESR, high ripple current rating, and good temperature performance. For applications using PWM dimming, TI recommends large bulk capacitors in addition and in parallel to the ceramic capacitors to minimize the voltage deviation due to large input current transients generated in conjunction with the rising and falling edges of the LED current.

Decouple the VIN pin with a $0.1-\mu$ F ceramic capacitor, placed as close as possible to the device, and optionally in series with a $10-\Omega$ resistor to create a 160-kHz low-pass filter.





8.2.4 Programming LED Current

The LED current can be programmed to match the LED string configuration by writing an 8-bit value to the *CH1IADJ Register* and the *CH2IADJ Register*. \gtrsim 27 shows the relation between the programmed LED current I_{LED}, the register CHxIADJ, and the LED current sense resistor, R_{CS}.

$$I_{LED} = \frac{CHxIADJ \times 2.4}{14 \times R_{CSx} \times 255}$$

8.2.5 Feedback Compensation

The loop gain T(s) is the product of the converter transfer function $G_{ivc}(s)$ ($\neq 28$) and the feedback transfer function $G_c(s)$.

(27)



Using a first-order approximation, the converter transfer function can be modeled as a single pole created by the output capacitor and the LED string dynamic resistance, r_D . In the boost and buck-boost topologies, the transfer function has a right half-plane zero created by the inductor, and the DC output current I_{LED} . The ESR of the output capacitor is neglected in this analysis.

$$G_{ivc}(s) = \frac{\hat{i}_{LED}}{\hat{v}_{COMP}} = G_{o} \times \frac{\left(1 - \frac{s}{\omega_{Z}}\right)}{\left(1 + \frac{s}{\omega_{P}}\right)}$$

(28)

 $\frac{1}{8}$ 8-1 summarizes the expression for the small-signal model parameters.

表 8-1. Small-Signal M	odel Parameters for CC Opera	ition

	DC GAIN (G ₀)	POLE FREQUENCY (ω_P)	ZERO FREQUENCY (ω_Z)
Boost	$\frac{(1\!-\!D)\!\times V_O}{R_{IS}\!\times\!\!\left(V_O+(r_D\!\times\!I_{LED})\right)}$	$\frac{V_O + (r_D \times I_{LED})}{V_O \times r_D \times C_{OUT}}$	$\frac{V_{O} \times (1-D)^{2}}{L \times I_{LED}}$
Buck-Boost	$\frac{(1\!-\!D)\!\times V_O}{R_{IS}\!\times\!\!\left(V_O\!+\!\left(D\!\times\!r_D\!\times\!I_{LED}\right)\right)}$	$\frac{V_O + (D \times r_D \times I_{LED})}{V_O \times r_D \times C_{OUT}}$	$\frac{V_{O} \times (1-D)^{2}}{D \times L \times I_{LED}}$

The feedback transfer function includes the current sense resistor and the loop compensation of the transconductance amplifier. A compensation network at the output of the error amplifier is used to configure loop gain and phase characteristics. A simple capacitor, C_{COMP} , from COMPx to GND (as shown in \boxtimes 8-4) provides integral compensation and creates a pole at the origin. Alternatively, a network of R_{COMP} , C_{COMP} , and C_{HF} , shown in \boxtimes 8-5, can be used to implement Proportional-Integral (PI) compensation to create a pole at the origin, a low-frequency zero, and a high-frequency pole.

The feedback transfer function is defined as follows.


Feedback transfer function with integral compensation:

$$G_{C}(s) = -\frac{\hat{v}_{COMP}}{\hat{i}_{LED}} = \frac{14 \times g_{M} \times R_{CS}}{s \times C_{COMP}}$$
⁽²⁹⁾

Feedback transfer function with proportional integral compensation:

$$G_{C}(s) = -\frac{\hat{v}_{COMP}}{\hat{i}_{LED}} = \frac{14 \times g_{M} \times R_{CS}}{s \times (C_{COMP} + C_{HF})} \times \frac{(1 + s \times R_{COMP} \times C_{COMP})}{\left(1 + s \times R_{COMP} \times \left(\frac{C_{COMP} \times C_{HF}}{C_{COMP} + C_{HF}}\right)\right)}$$
(30)





🛛 8-4. Integral Compensator

図 8-5. Proportional Integral Compensator

The pole at the origin minimizes output steady-state error. High bandwidth is achieved with the PI compensator by introducing a phase lead using a low-frequency zero. Use the following expressions to calculate the compensation network.

• BOOST and BUCK-BOOST with an Integral Compensator:

$$C_{COMP} = \frac{20 \times g_{M} \times R_{CS} \times G_{0}}{\omega_{P}}$$
(31)

• BOOST and BUCK-BOOST with a Proportional-Integral Compensator:

$$C_{\text{COMP}} = \frac{14 \times g_{\text{M}} \times R_{\text{CS}} \times G_{0}}{\sqrt{\omega_{\text{P}} \times \omega_{\text{Z}}}}$$
(32)

$$C_{HF} < \frac{C_{COMP}}{100}$$
(33)

$$\mathsf{R}_{\mathsf{COMP}} = \frac{1}{\omega_{\mathsf{P}} \times \mathsf{C}_{\mathsf{COMP}}} \tag{34}$$

The above compensation values are calculated to provide reasonable phase margin (> 45°) and bandwidth. In practice, the above values can be modified for desired dynamic performance (for example: PWM dimming rise/ fall-time or overshoot/undershoot).

8.2.6 Overvoltage and Undervoltage Protection

In BOOST and SEPIC topologies, the Overvoltage threshold is programmed using a resistor divider, R_{FBx1} and R_{FBx2} , from the output voltage V_O to GND. If the LEDs are referenced to a potential other than GND, as in the BUCK-BOOST, the output voltage is sensed and translated to ground by using a PNP transistor and level-shift resistors, as shown in \boxtimes 8-2 for the channel-2. The Overvoltage turnoff threshold, $V_{O(OV)}$, is:

Boost:

$$V_{O(OV)} = V_{OV(THR)} \times \left(\frac{R_{FB1} + R_{FB2}}{R_{FB1}}\right)$$

Buck and Buck-Boost:

Copyright © 2023 Texas Instruments Incorporated

(35)

60

$$V_{O(OV)} = V_{OV(THR)} \times \frac{R_{FB2}}{R_{FB1}} + 0.7$$

In CC mode, $V_{OV(THR)}$ = 1.24 V (typ), when CHxOV register is set to 000.

The Overvoltage hysteresis, V_{OV(HYS)}, is:

$$V_{OV(HYS)} = I_{OV(HYS)} \times R_{FB2}$$

where

• I_{OV(HYS)} is 20 µA (typ.)

The corresponding undervoltage fault threshold, $V_{O(UV)}$, is:

$$V_{O(UV)} = 0.05 \times \frac{R_{FB1} + R_{FB2}}{R_{FB1}}$$
(38)

8.2.7 Series P-Channel MOSFET Selection

In the applications with PWM dimming, the device requires a P-channel MOSFET placed in series with the LED load. Select a P-channel MOSFET with gate-to-source voltage rating of 10 V or higher and with a drain-to-source breakdown voltage rating greater than the output voltage. Ensure that the drain current rating of the P-channel MOSFET exceeds the programmed LED current by at least 10%.

It is important to consider the FET input capacitance and on-resistance as it impacts the accuracy and efficiency of the LED driver. TI recommends a FET with lower input capacitance and gate charge to minimize the errors caused by rise and fall times when PWM dimming at low duty cycles is applied.

8.2.8 Programming Example for Two-Channel CC Mode

⊠ 8-6 shows an example for initialization of the TPS92682 registers for the two-channel CC BOOST application.

(37)

(36)






図 8-6. Register Programing for Two-Channel CC BOOST



8.3 Typical Application CV Mode

The TPS92682-Q1 controller, when configured in CV mode, is suitable for implementing step-up voltage regulator topologies including BOOST, SEPIC, and so forth. The device can also be configured in two-phase mode for efficiency optimization and reduced input and output current ripple. This section presents the design process for the BOOST voltage regulator. The design procedure can be easily adapted for other converter topologies, like 1:1 coupled-inductor SEPIC converter.





図 8-7. Two-Channel BOOST Voltage Regulator (CV mode)





8.3.1 Inductor Selection

The choice of the inductors in CV BOOST is highly dependent on the efficiency and the form-factor targets. One parameter that affects these specifications is the desired inductor current ripple. A common first choice for the inductor current ripple, Δi_{L-PP} , is 50% of the nominal inductor current I_L .

$$L = \frac{V_{IN} \times (V_O - V_{IN})}{\Delta i_{L-PP} \times V_O \times f_{SW}}$$
(39)

where

•
$$M = V_O / V_{IN}$$

BOOST voltage regulators can be configured to operate in Discontinuous Conduction Mode (DCM) to achieve higher efficiency at light load. The condition to operate in DCM versus CCM are shown in $\neq 40$ and $\neq 41$:

CCM Operation:

$$P_{O} > \frac{V_{IN}^{2} \times \left(V_{O} - V_{IN}\right)}{2 \times V_{O} \times L \times f_{SW}}$$

DCM Operation:

(40)



(41)

$$P_{O} \leq \frac{V_{IN}^{2} \times (V_{O} - V_{IN})}{2 \times V_{O} \times L \times f_{SW}}$$

8.3.2 Output Capacitor Selection

The output capacitors are required to attenuate the discontinuous output current of the BOOST converter, as well as decreasing the output voltage undershoot and overshoot during load transient. The capacitance required for the target output peak-to-peak ripple is provided in the following equations:

For one-phase operation:

$$C_{OUT} = \left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right) \times \frac{I_{OUT(MAX)}}{\Delta v_{O-PP} \times f_{SW}}$$
(42)

For two-phase operation, f_{SW} in $\neq 42$ must be substituted with twice of the switching frequency.

When choosing the output capacitors, it is important to consider the ESR and the ESL characteristics as they directly impact the output voltage ripple. Ceramic capacitors are the best choice due to their low ESR, high ripple current rating, long lifetime, and good temperature performance. When selecting ceramic capacitors, it is important to consider the derating factors associated with higher temperature and the DC bias operating conditions. TI recommends an X7R dielectric with voltage rating greater than maximum output voltage, V_{OUT} . An aluminum electrolytic capacitor can be used in parallel with ceramic capacitors to provide bulk energy storage. The aluminum capacitors must have necessary RMS current and temperature ratings to ensure prolonged operating lifetime. The minimum allowable RMS output capacitor current rating, $I_{COUT(RMS)}$, can be approximated as:

$$I_{\text{COUT}(\text{RMS})} = I_{\text{OUT}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$
(43)

8.3.3 Input Capacitor Selection

The input capacitors for one-phase CV BOOST can be obtained in the same way found in 式 25 for CC mode.

For two-phase operation, the input capacitor can be obtained as shown in \pm 44.

$$C_{IN} = \frac{V_{IN(MIN)}}{8 \times (L/2) \times (2xf_{SW})^2 \times \Delta v_{IN(PP)}} \times \left(1 - \frac{V_{IN(MIN)}}{V_{O(MAX)}}\right)$$
(44)

8.3.4 Programming Output Voltage VOUT

The output voltage V_{OUT} can be programmed using the feedback resistors and by writing an 8-bit value to the *CH1IADJ Register* and the *CH2IADJ Register*. \neq 45 shows the relationship between the programmed V_{OUT}, the register CHxIADJ, and the feedback resistors.

$$V_{OUT} = \left(1 + \frac{R_{FB2}}{R_{FB1}}\right) \times \frac{CHxIADJ \times 2.4}{255}$$
(45)

8.3.5 Feedback Compensation

The loop gain T(s) is the product of the converter transfer function $G_{VVC}(s)$ and the feedback transfer function $G_C(s)$. The TPS92682-Q1 device, when configured as a BOOST voltage regulator, is normally followed by a second stage switching converter, which acts as a power sink load. In this case, the converter transfer function, $G_{VVC}(s)$, can be approximated as shown in \neq 46. The $G_{VVC}(s)$ has a low frequency pole, ω_{P1} , and a high frequency pole, ω_{P2} , when the converter operates in CCM. In DCM, ω_{P2} can be ignored. In a BOOST topology, the transfer function has a right half-plane zero.



$$G_{vvc}(s) = \frac{\hat{v}_{o}}{\hat{v}_{COMP}} = G_{o} \times \frac{\left(1 - \frac{s}{\omega_{Z}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) \times \left(1 + \frac{s}{\omega_{P2}}\right)}$$
(46)

 $\frac{1}{8}$ 8-2 summarizes the expressions for the small-signal model parameters of a BOOST converter operating in CCM or DCM.

BOOST TOPOLOGY	G ₀	ω _{Ρ1}	ω _{Ρ2}	ωΖ
ССМ	$\frac{F_m \times V_O^2}{R_{IS} \times \left(V_{IN} + F_m \times F_v \times V_O^2\right)}$	$\frac{V_{IN}}{V_{O} \times C_{OUT}} \times \left(\frac{V_{IN}}{F_{m} \times V_{O}^{2}} + F_{v}\right)$	$\frac{F_m \times V_O}{L}$	$\frac{V_{IN}^2}{P_O \times L}$
DCM	$\frac{2 \times (V_O - V_{IN}) \times V_O}{V_{IN} \times V_C}$	$\frac{V_{IN} \times I_O}{V_O \times (V_O - V_{IN}) \times C_{OUT}}$	00	$\pi \times f_{SW}$

表 8-2. Small-Signal Model Parameters for CV BOOST

In \pm 8-2, F_m is the compensation ramp gain, F_v is the V_O feedback gain, I_O is the DC output current, and V_C is the DC compensation voltage. In a BOOST topology:

$$F_{m} = \frac{R_{IS}}{V_{SLP}}$$
(47)

$$F_{v} = \frac{V_{IN}^{2}}{2 \times L \times f_{SW} \times V_{O}^{2}}$$
(48)

$$V_{C} = R_{IS} \times \sqrt{\frac{2 \times I_{O} \times (V_{O} - V_{IN})}{L \times f_{SW}}} \times \left(\frac{L \times f_{SW}}{F_{m} \times V_{IN}} + 1\right)$$
(49)

The feedback transfer function includes the voltage divider gain ($H_{FB} = R_{FB1} / (R_{FB1} + R_{FB2})$) and the transconductance amplifier gain. A compensation network at the output of the error amplifier is used to configure loop gain and phase characteristics. In CV BOOST application, a Proportional-Integral (PI) compensation is recommended. A network of R_{COMP} , C_{COMP} , and C_{HF} , shown in \boxtimes 8-9, can be used to implement PI compensation to create a pole at the origin, a low-frequency zero, and a high-frequency pole.

The feedback transfer function is defined as follows.

Feedback transfer function with proportional integral compensation:

$$G_{C}(s) = -\frac{\hat{v}_{COMP}}{\hat{v}_{O}} = \frac{g_{M} \times H_{FB}}{s \times (C_{COMP} + C_{HF})} \times \frac{(1 + s \times R_{COMP} \times C_{COMP})}{\left(1 + s \times R_{COMP} \times \left(\frac{C_{COMP} \times C_{HF}}{C_{COMP} + C_{HF}}\right)\right)}$$
(50)






図 8-9. Proportional Integral Compensator

The pole at the origin minimizes output steady-state error. High bandwidth is achieved with the PI compensator by introducing a phase lead using a low-frequency zero.

PI compensator component values can be found by selecting a reasonable bandwidth and phase-margin. It is recommended to select a bandwidth of ω_C smaller than the RHP zero ω_Z by a factor of K_C in the range of 5 to 10. Assuming $\omega_C = \omega_Z / K_C$ and $\omega_C >> \omega_{P1}$:

$$\mathsf{R}_{\mathsf{COMP}} = \frac{\omega_{\mathsf{Z}}}{\mathsf{K}_{\mathsf{C}} \times \mathsf{g}_{\mathsf{M}} \times \mathsf{G}_{\mathsf{0}} \times \mathsf{H}_{\mathsf{FB}} \times \omega_{\mathsf{P1}}}$$
(51)

The compensator zero, generated by the R_{COMP} and C_{COMP} is recommended to be placed far below the bandwidth ω_c and above ω_{P1} to provide adequate phase-margin. It is recommended to set the low-frequency zero of the compensator as follows:

$$\frac{1}{C_{COMP} \times R_{COMP}} = K_{P} \times \omega_{P1}$$
(52)

where

• K_P is a factor in the range of 1 to 5

From \neq 51 and \neq 52, C_{COMP} can be found.

$$C_{HF} < \frac{C_{COMP}}{100}$$

8.3.6 Overvoltage and Undervoltage Protection

In CV mode, the output Overvoltage level is set in OV Register as a percentage above the programmed regulated value of V_{OUT} .

The Overvoltage hysteresis, V_{OV(HYS)}, is:

$$V_{OV(HYS)} = I_{OV(HYS)} \times R_{FB2}$$

where

• I_{OV(HYS)} is 20 μA (typ.)

Copyright © 2023 Texas Instruments Incorporated

(53)

(54)

The corresponding undervoltage fault threshold, $V_{O(UV)}$, is:

$$V_{O(UV)} = 0.05 \times \frac{R_{FB1} + R_{FB2}}{R_{FB1}}$$

(55)

8.3.7 Programing Example for Two-Phase CV BOOST

☑ 8-10 shows an example for initialization of the TPS92682 registers for the two-phase CV BOOST application.

TPS92682-Q1 JAJSHS0C – MARCH 2019 – REVISED MARCH 2021







図 8-10. Register Programing for Two-Phase CV BOOST



8.4 Typical Application CC Mode

8-11 shows the schematic for a dual channel, high-side current sense, Boost and Buck-Boost LED driver with PFET dimming. In this application, the Channel-1 of the device is configured as Boost and the Channel-2 as Buck-Boost.





8.4.1 CC Boost Design Requirements

~ ~ ~

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CH	ARACTERISTICS					
V _{IN}	Input voltage range		7	14	18	V
OUTPUT O	CHARACTERISTICS					
V _{F(LED)}	LED forward voltage		2.8	3.2	3.6	V
N _{LED}	Number of LEDs in series			12		
Vo	Output voltage	LED+ to LED-	33.6	38.4	43.2	V
I _{LED}	Output current			350	550	mA
RR _{ilED}	LED current ripple ratio			4%		
r _D	LED string resistance			3		Ω
P _{O(MAX)}	Maximum output power				25	W
f _{PWM}	PWM dimming frequency			400		Hz
SYSTEMS	CHARACTERISTICS					
P _{O(BDRY)}	Output power at CCM-DCM boundary condition			8		W
$\Delta v_{IN(PP)}$	Input voltage ripple			20		mV
V _{O(OV)}	Output Overvoltage protection threshold			50		V
V _{OV(HYS)}	Output Overvoltage protection hysteresis			2.4		V
f _{DM}	Dither Modulation Frequency		400		600	Hz
f _{SW}	Switching frequency			400		kHz

8.4.2 CC Boost Detailed Design Procedure

In the following section, the detailed design procedure for the CC BOOST LED driver is provided.

8.4.2.1 Calculating Duty Cycle

From regimes 9 and the input and output characteristics in ightarrow 8-3, you can solve for D_{TYP}, D_{MAX}, and D_{MIN}.

- D_{TYP} = 0.64
- D_{MAX} = 0.84
- D_{MIN} = 0.46

8.4.2.2 Setting Switching Frequency

For the default division factor of 2 in the SWDIV Register and from \neq 1, the R_T value for f_{SW} = 400 kHz can be obtained:

$$R_{T} = \frac{10^{12}}{12.5 \times SW_{DIV} \times f_{SW}}$$

(56)

 $R_T = 100 \text{ k}\Omega$

8.4.2.3 Setting Dither Modulation Frequency

The dither modulation frequency can be set using the the *FM Register* in Equation 2. For the dither modulation frequency of less than 600 Hz, the FM_{FREQ} must be set to 0101, which corresponds to a division factor of 1536 and sets FM = 521 Hz.



8.4.2.4 Inductor Selection

The inductor is selected to meet the CCM-DCM boundary power requirement, $P_{O(BDRY)}$. In most applications, $P_{O(BDRY)}$ is set to be 1/3 of the maximum output power, $P_{O(MAX)}$. The inductor value is calculated for typical input voltage, $V_{IN(TYP)}$, and output voltage, $V_{O(TYP)}$. From \neq 18, the inductor L is calculated to be:

L ≥ 19.5 µH

The value of L = 22 μ H is selected for this application.

Ensure that the inductor saturation current rating is greater than 1.2 × $I_{L(PK)}$ found from ± 20 :

 $I_{L(PK)} = 3.9 A$

8.4.2.5 Output Capacitor Selection

The specified peak-to-peak LED current ripple, $\Delta i_{LED(PP)}$, is:

 $\Delta i_{LED(PP)} = RR_{iLED} \times I_{LED(MAX)} = 22 \text{ mA}$

The output capacitance required to achieve the target LED current ripple can be obtained from \neq 22. The resulting capacitance value is calculated to be: C_{OUT} \geq 17.5 µF.

Four 4.7-µF 100-V ceramic capacitors are used in parallel to achieve a combined required output capacitance.

8.4.2.6 Input Capacitor Selection

The input capacitor is required to reduce switching noise conducted through the input terminal and to reduce the input impedance of the LED driver. $\stackrel{}{\rightrightarrows}$ 25 is used to calculate the required capacitance of C_{IN} \geq 10 µF to limit peak-to-peak input voltage ripple, $\Delta v_{IN(PP)}$, to 20 mV.

Two 4.7- μ F, 50-V ceramic capacitors are used in parallel to achieve the combined input capacitance of 9.4 μ F. As shown in \boxtimes 8-11, an additional 33- μ F 50-V electrolytic capacitor and more ceramic capacitors are also used at the input terminal to further decrease the overshoot and undershoot of V_{IN} during PWM dimming.

8.4.2.7 Main N-Channel MOSFET Selection

Ensure that the MOSFET ratings exceed the maximum output voltage and RMS switch current.

 $V_{DS} = V_{O(OV)} \times 1.1 = 55 V$

The maximum RMS switch current can be found from Equation 11 to be 3.3 A.

An N-channel MOSFET with a voltage rating of 100 V and a current rating of more than 4 A is required for this design.

8.4.2.8 Rectifier Diode Selection

Select a diode with a reverse breakdown voltage, $V_{D(BR)}$, greater than or equal to MOSFET drain-to-source voltage, V_{DS} , for reliable performance.

The DC current rating of the diode rectifier for the Boost LED driver must be greater than I_{LED(MAX)}.

8.4.2.9 Setting ILED and Selecting RCS

The LED current can be programmed by writing an 8-bit value to the *CH1IADJ Register*, and as described in the *Programming LED Current* section.

The value of the current sense resistor, R_{CS} , can be selected to result in the $I_{LED(MAX)}$ for the maximum programmed value of 255 in the CHxIADJ register.

$$\mathsf{R}_{\mathsf{CS}} = \frac{2.4}{14 \times \mathsf{I}_{\mathsf{LED}(\mathsf{MAX})}} \tag{57}$$

Substituting $I_{LED(MAX)}$ = 0.55 A in $\neq 57$ results in R_{CS} = 0.31 Ω . A current sense value of 0.3 Ω is selected for this design.



8.4.2.10 Setting Switch Current Limit

As shown in $\not\equiv$ 13, the switch current limit is determined by the switch current sense resistor, R_{IS}, and the switch current threshold. For V_{ILIM(THR)} = 250 mV and 1.2 × I_{L(PK)} = 4.7 A, R_{IS} ≤ 53 mΩ. A standard sense resistor of R_{IS} = 40 mΩ is selected for this application.

8.4.2.11 Slope Compensation

The recommended slope compensation magnitude can be obtained from \pm 14, V_{SLP} ≥ 100 mV.

The V_{SLP} can be programmed in the *ISLOP Register*. The ISLOPE =011 is selected, which corresponds with $V_{SLP} = 150 \text{ mV}$.

8.4.2.12 Compensator Parameters

Proportional-Integral Compensator is selected for this design. The initial compensator component values can be obtained from \pm 32, \pm 33, and \pm 34 The final values are tuned to get the best overall dynamic performance.

 $C_{COMP} = 33 \text{ nF}$

C_{HF} = 3.3 nF

 $R_{COMP} = 715 \Omega$

It is be noted that the above compensator components are fine-tuned to provide improved transient performance in PWM dimming.

8.4.2.13 Overvoltage Protection

The output Overvoltage level is programmed using a resistor divider, R_{FB2} and R_{FB1} , from the output voltage, V_O , to GND. R_{FB2} can be calculated from the $V_{OV(HYS)}$ = 2.4 V and $\neq 37$:

R_{FB2} = 120 kΩ

 R_{FB1} can be calculated from $\neq 35$ and the required value of $V_{O(OV)}$ = 50 V:

 $R_{FB1} = 3 k\Omega$

8.4.2.14 Series P-Channel MOSFET Selection

In applications with PWM dimming, the device requires a P-channel MOSFET placed in series with the LED load. Select a P-channel MOSFET with a gate-to-source voltage rating of 10 V or higher and with a drain-to-source breakdown voltage rating greater than the output voltage. Ensure that the drain current rating of the P-channel MOSFET exceeds the programmed LED current by at least 10%. It is important to consider the FET input capacitance and on-resistance as it impacts the accuracy and efficiency of the LED driver. TI recommends a FET with lower input capacitance and gate charge to minimize the errors caused by rise and fall times when PWM dimming at low duty cycles is applied.

8.4.3 CC Buck-Boost Design Requirements

Buck-Boost LED drivers provide the flexibility needed in applications, where the load voltage (LED string voltage) maybe less or more than the input battery voltage or the application supports multiple LED load configurations. For such applications, it is necessary to modify the design procedure presented to account for the wider range of output voltage and LED current specifications. $\frac{8-4}{2}$ shows the design parameters for the Buck-Boost (BtB) LED driver application.

	衣 8-4. Design Parameters									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
INPUT CHARACTERISTICS										
V _{IN}	Input voltage range		7	14	18	V				
OUTPUT CHARACTERISTICS										
V _{F(LED)}	LED forward voltage		2.8	3.2	3.6	V				
N _{LED}	Number of LEDs in series		3	6	9					

表 8-4. Design Parameters



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage	LED+ to LED-	8.4	19.2	32.4	V
	Output current		200	500	1200	mA
RR _{ilED}	LED current ripple ratio			7.5%		
r _D	LED string resistance		0.8	1.5	2.3	Ω
P _{O(MAX)}	Maximum output power				12	W
f _{PWM}	PWM dimming frequency			400		Hz
SYSTEMS	CHARACTERISTICS					
P _{O(BDRY)}	Output power at CCM-DCM boundary condition			3.5		W
$\Delta v_{IN(PP)}$	Input voltage ripple			100		mV
V _{O(OV)}	Output Overvoltage protection threshold			40		V
V _{OV(HYS)}	Output Overvoltage protection hysteresis			3		V
f _{DM}	Dither Modulation Frequency		400		600	Hz
f _{SW}	Switching frequency			400		kHz

8.4.4 CC Buck-Boost Detailed Design Procedure

In the following section, the detailed design procedure for the CC Buck-Boost LED driver is provided.

8.4.4.1 Calculating Duty Cycle

From Equation 10 and the input and output characteristics in 表 8-4, you can solve for D_{TYP}, D_{MAX}, and D_{MIN}.

 $D_{TYP} = 0.58$

 $D_{MAX} = 0.82$

D_{MIN} = 0.32

8.4.4.2 Setting Switching Frequency

The R_T value that sets the internal clock is calculated from \neq 56 in the CC Boost Detailed Design Procedure section. For the default division factor of 2 in the SWDIV Register, the value for f_{SW} = 400 kHz can be obtained.

8.4.4.3 Setting Dither Modulation Frequency

Frequency modulation is shared between both channels of the TPS92682-Q1. As a result, the same frequency modulation is applied to both Boost and Buck-Boost LED drivers.

8.4.4.4 Inductor Selection

The inductor is selected to meet the CCM-DCM boundary power requirement, $P_{O(BDRY)}$. Typically, the boundary condition is set to enable CCM operation at the lowest possible operating power. The inductor value is calculated for typical input voltage, $V_{IN(TYP)}$, and output voltage, $V_{O(TYP)}$. From \neq 19, the inductor L is calculated to be:

The value of L = 22 μ H is selected for this application.

Ensure that the inductor saturation current rating is greater than the 1.2 × $I_{L(PK)}$ found from $\neq 21$:

 $I_{L(PK)} = 3.4 \text{ A}$

8.4.4.5 Output Capacitor Selection

The specified peak-to-peak LED current ripple, $\Delta i_{LED(PP)}$, is:

 $\Delta i_{LED(PP)} = RR_{iLED} \times I_{LED(MAX)} = 90 \text{ mA}$



The output capacitance required to achieve the target LED current ripple can be obtained from \neq 23. The resulting capacitance value is calculated to be C_{OUT} \geq 23 µF.

Five 4.7-µF 100-V ceramic capacitors are used in parallel to achieve a combined required output capacitance.

8.4.4.6 Input Capacitor Selection

The input capacitor is required to reduce switching noise conducted through the input terminal and to reduce the input impedance of the LED driver. \overrightarrow{x} 26 is used to calculate the required capacitance of C_{IN} \ge 43 µF to limit peak-to-peak input voltage ripple, $\Delta v_{IN(PP)}$, to 100 mV.

Four 10- μ F, 50-V ceramic capacitors are used in parallel to achieve a combined input capacitance of 40 μ F. As shown in \boxtimes 8-11, an additional 33- μ F 50-V electrolytic capacitor and more ceramic capacitors are also used at the input terminal to further decrease the overshoot and undershoot of V_{IN} during PWM dimming.

8.4.4.7 Main N-Channel MOSFET Selection

Maximum transistor voltage rating must exceed the following:

$$V_{DS} = 1.2 \times (V_{O(OV)} + V_{IN(MAX)}) = 70 V$$

The maximum RMS switch current can be found from \pm 12 to be 2.3 A.

An N-channel MOSFET with a voltage rating of 100 V and a current rating of more than 3 A is required for this design.

8.4.4.8 Rectifier Diode Selection

Select a diode with a reverse breakdown voltage, $V_{D(BR)}$, greater than or equal to MOSFET drain-to-source voltage, V_{DS} , for reliable performance.

The DC current rating of the diode rectifier for the Buck-Boost LED driver must be greater than ILED(MAX).

8.4.4.9 Setting ILED and Selecting RCS

The LED current can be programmed by writing an 8-bit value to *CH2IADJ Register*, and as described in the *Programming LED Current* section.

The value of the current sense resistor, R_{CS} , can be selected to result in the $I_{LED(MAX)}$ for the maximum programmed value of 255 in the CHxIADJ register.

Substituting $I_{\text{LED(MAX)}}$ = 1.2 A in $\neq 57$ results in R_{CS} = 0.14 Ω . A current sense value of 0.1 Ω is selected for this design.

8.4.4.10 Setting Switch Current Limit

As shown in $\not\preccurlyeq$ 13, the switch current limit is determined by the switch current sense resistor, R_{IS}, and the switch current threshold. For V_{ILIM(THR)} = 250 mV and 1.2 × I_{L(PK)} = 4 A, R_{IS} ≤ 62 mΩ. A standard sense resistor of R_{IS} = 60 mΩ is selected in this design.

8.4.4.11 Slope Compensation

The recommended slope compensation magnitude can be obtained from \neq 14, V_{SLP} ≥ 110 mV.

The V_{SLP} can be programmed in the *ISLOPE Register*. The ISLOPE =011 is selected, which corresponds with $V_{SLP} = 150 \text{ mV}$.

8.4.4.12 Compensator Parameters

An integral compensator can be selected for this design. The C_{COMP} can be calculated from $\neq 31$. A standard capacitor value is selected for this design:

 $C_{COMP} = 100 \text{ nF}$

A proportional integral compensator can be used to achieve higher bandwidth and improved transient performance. However, it is necessary to experimentally tune the compensator parameters over the entire operating range to ensure stable operation.



8.4.4.13 Overvoltage Protection

The output Overvoltage level is programmed using R_{FB2} and R_{FB1}. R_{FB2} can be calculated from the V_{OV(HYS)} = 3 V and \neq 37:

R_{FB2} = 150 kΩ

 R_{FB1} can be calculated from $\neq 36$ and the required value of $V_{O(OV)}$ = 40 V:

R_{FB1} = 4.75 kΩ


8.4.5 PWM Dimming Consideration

A 60-V, 2-A P-channel FET is used to achieve series FET PWM dimming.




8.4.6 Application Curves

The following waveform curves are for the Boost and the Buck-Boost LED drivers. Channel-1 of the TPS92682-Q1 is configured as a Boost LED driver and the Channel-2 as a Buck-Boost.







8.5 Typical Application CV Mode

☑ 8-24 shows the schematic for a two-phase Boost Constant Voltage (CV) regulator.



TPS92682-Q1 JAJSHS0C – MARCH 2019 – REVISED MARCH 2021




図 8-24. CV Mode Two-Phase BOOST

8.5.1 CV Design Requirements

 \pm 8-5 shows the design parameters for the CV two-phase boost.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CH	ARACTERISTICS					
V _{IN}	Input voltage range		8	14	28	V
I _{IN(MAX)}	Maximum input current				10	A
OUTPUT C	HARACTERISTICS					1
Vo	Output voltage			50		V
I _{O(MAX)}	Maximum output current				2	A
P _{O(MAX)}	Maximum output power				100	W
SYSTEMS	CHARACTERISTICS					
PR	Peak Ratio: peak to average inductor current at $P_{OUT(MAX)},\ I_{L(PK)}/I_{L}$			1.4		
$\Delta v_{IN(PP)}$	Input voltage ripple			10		mV
$\Delta v_{OUT(PP)}$	Output voltage ripple			50		mV
V _{O(OV)}	Output Overvoltage protection threshold			55		V
V _{OV(HYS)}	Output Overvoltage protection hysteresis			2.0		V
f _{DM}	Dither Modulation Frequency		400		600	Hz
f _{SW}	Switching frequency			200		kHz

表 8-5. Design Parameters

8.5.2 Detailed Design Procedure

In the following section, the detailed design procedure for the two-phase CV Boost is provided.

8.5.2.1 Calculating Duty Cycle

From Equation 9 and the input and output characteristics in 表 8-5, you can solve for D_{TYP}, D_{MAX}, and D_{MIN}.

 $D_{TYP} = 0.72$

D_{MAX} = 0.84



D_{MIN} = 0.44

8.5.2.2 Setting Switching Frequency

Assuming the division factor of 4 in *SWDIV Register* and from \pm 1, the R_T value for the f_{SW} = 200 kHz can be obtained:

$$R_{T} = \frac{10^{12}}{12.5 \times SW_{DIV} \times f_{SW}}$$
(58)

 $R_T = 100 \text{ k}\Omega$

8.5.2.3 Setting Dither Modulation Frequency

The dither modulation frequency can be set using the *FM Register* in \neq 2. For the dither modulation frequency of less than 600 Hz, the FM_{FREQ} must be set to 0101, which corresponds to a division factor of 1536 and sets FM = 521 Hz.

8.5.2.4 Inductor Selection

The inductor is selected to meet the peak-to-peak inductor current ripple at $P_{OUT(MAX)}$. The inductor current ripple, Δi_{L-PP} , can be obtained from the PR = $I_{L(PK)} / I_L$ at $P_{OUT(MAX)}$:

$$\Delta i_{L-PP} = 2 \times (PR - 1) \times \frac{P_{O(MAX)}}{V_{IN}}$$
(59)

In 式 59, it is important to note that the P_{OUT(MAX)} is the maximum output power per phase, 50 W in this design.

The value of Δi_{L-PP} is calculated for typical input voltage, $V_{IN(TYP)}$. From $\neq 39$, the inductor L is calculated to be:

L ≥ 17 µH

The value of L = 15 μ H is selected for this application.

Ensure that the inductor saturation current rating is greater than $1.1 \times I_{L(PK)} = 6.5 \text{ A} (I_{L(PK)} \text{ is calculated with } 90\% \text{ CV BOOST efficiency assumption}).$

8.5.2.5 Output Capacitor Selection

The output capacitors are required to attenuate the discontinuous output current of the BOOST converter, as well as decreasing the output voltage undershoot and overshoot during load transient. The total required output capacitor, C_{OUT} , can be found from \neq 42, where f_{SW} is replaced with 2 × 200 kHz = 400 kHz for two-phase operation.

 $C_{OUT} \ge 84 \ \mu F$

 10×4.7 -µF, 100-V ceramic capacitors are used in parallel, at the output of each phase, to achieve a combined required output capacitance. It is important to note that the CV Boost output capacitor also plays an important role in decreasing the output undershoot and overshoot voltage during load transient.

8.5.2.6 Input Capacitor Selection

The input capacitor is required to reduce switching noise conducted through the input terminal and to reduce the input impedance of the CV Boost. \overrightarrow{x} 44 is used to calculate the required capacitance of $C_{IN} \ge 70 \ \mu\text{F}$ to limit peak-to-peak input voltage ripple, $\Delta v_{IN(PP)}$, to 10 mV.

Eight 10- μ F, 50-V ceramic capacitors are used in parallel to achieve a combined input capacitance of 80 μ F. As shown in \boxtimes 8-24, an additional 33- μ F, 50-V electrolytic capacitor and a 1- μ H inductor are also used at the input terminal. The electrolytic capacitor is used to further decrease overshoot and undershoot during load transient. The input inductor is used to decrease the switching noise and improve EMI performance.



8.5.2.7 Main N-Channel MOSFET Selection

Ensure that the MOSFET ratings exceed the maximum output voltage and RMS switch current.

 $V_{DS} = V_{O(OV)} \times 1.1 = 61 V$

The maximum RMS switch current can be found from $\neq 11$, where $P_{O(MAX)}$ is replaced by half of the total maximum output power for two-phase operation.

An N-channel MOSFET with a voltage rating of 100 V and a current rating of more than 7 A is required for this design.

8.5.2.8 Rectifier Diode Selection

Select a diode with a reverse breakdown voltage, $V_{D(BR)}$, greater than or equal to MOSFET drain-to-source voltage, V_{DS} , for reliable performance.

The DC current rating of the diode rectifier for the Boost LED driver must be greater than half of the total output current, $I_{O(MAX)} = 2 A$.

8.5.2.9 Programming V_{OUT}

The output voltage V_{OUT} can be programmed using the feedback resistors and by writing an 8-bit value to *CH1IADJ Register* and *CH2IADJ Register*. \neq 45 shows the relation between the programmed V_{OUT}, the register CHxIADJ, and the feedback resistors.

It is recommended to set the ratio of the feedback resistors R_{FB2} / R_{FB1} such that for the maximum CHxIADJ = 255, V_{OUT} does not increase above the maximum desired limit (for example, $V_{O(LIM)}$ = 60 V).

In this design for $V_{O(LIM)}$ = 60 V, R_{FB2} / R_{FB1} = 24.

In this design, CHxIADJ is set to the value of 212 to achieve $V_0 = 50$ V, for the R_{FB2} / R_{FB1} = 24.

8.5.2.10 Setting Switch Current Limit

As shown in \neq 13, the switch current limit is determined by the switch current sense resistor, R_{IS}, and the switch current threshold. For V_{ILIM(THR)} = 100 mV and I_{L(PK)} = 6 A, R_{IS} ≤ 16 mΩ. A standard sense resistor of R_{IS} = 10 mΩ is selected for this application.

The maximum power loss introduced by R_{IS} can be found from $\neq 60$, to be 0.45 W.

$$P_{\text{RIS-Loss}} = R_{\text{IS}} \times \left(I_{Q(\text{RMS})}\right)^2$$
(60)

8.5.2.11 Slope Compensation

The recommended slope compensation magnitude can be obtained from ± 14 , V_{SLP} ≥ 100 mV.

In CV mode for R_{IS} values smaller than 20 m Ω , it is recommended to use V_{SLP} \ge 250 mV for better noise immunity.

The V_{SLP} can be programmed in the *ISLOPE Register*. The ISLOPE =101 is selected, which corresponds with $V_{SLP} = 250 \text{ mV}$.

8.5.2.12 Compensator Parameters

Proportional-Integral Compensator is selected for this design. The compensator component can be obtained from \pm 51, \pm 52 and \pm 53:

 $C_{COMP} = 33 \text{ nF}$

 $C_{HF} = 100 \text{ pF}$

 $R_{COMP} = 15 k\Omega$

It is noted that the above compensator components are fine-tuned to provide improved load transient performance.



8.5.2.13 Overvoltage Protection

In CV mode, the output Overvoltage level is set in the OV *Register* as a percentage above the programmed regulated value of V_{OUT} . For $V_{O(OV)}$ = 55 V, OV *Register* is set to 10%, which corresponds with CHxOV = 100.

 R_{FB2} can be calculated from the $V_{OV(HYS)}$ = 2 V and from \neq 54:

R_{FB2} = 100 kΩ


 R_{FB1} can be calculated from the ratio of R_{FB2} / R_{FB1} = 24, found in the *VOUT setting*.

R_{FB1} = 4.12 kΩ



8.5.3 Application Curves

The following waveform curves are for the two-phase CV Boost.





9 Power Supply Recommendations

This device is designed to operate from an input voltage supply range between 4.5 V and 65 V. The input can be a car battery or another pre-regulated power supply. If the input supply is located more than a few inches from the TPS92682-Q1 device, additional bulk capacitance or an input filter can be required in addition to the ceramic bypass capacitors to address noise and EMI concerns.



10 Layout

10.1 Layout Guidelines

- The performance of the switching regulator depends as much on the layout of the PCB as the component selection. Following a few simple guidelines maximizes noise rejection and minimizes the generation of EMI within the circuit.
- Discontinuous currents are the most likely to generate EMI. Therefore, take care when routing these paths. The main path for discontinuous current in the device using a buck regulator topology contains the input capacitor, C_{IN}, the recirculating diode, D, the N-channel MOSFET, Q1, and the sense resistor, R_{IS}. In the TPS92682-Q1 device using a boost regulator topology, the discontinuous current flows through the output capacitor C_{OUT}, diode, D, N-channel MOSFET, Q1, and the current sense resistor, R_{IS}. When using a buckboost regulator topology, implement the layout of both input and output loops carefully. Make sure that these loops are as small as possible. In order to minimize parasitic inductance, ensure that the connection between all the components are short and thick. In particular, make the switch node (where L, D, and Q1 connect) just large enough to connect the components. To minimize excessive heating, large copper pours can be placed adjacent to the short current path of the switch node.
- Route the CSP and CSN together with kelvin connections to the current sense resistor with traces as short as possible. If needed, use common mode and differential mode noise filters to attenuate switching and diode reverse recovery noise from affecting the internal current sense amplifier.
- Because the COMPx, ISPx, ISNx, and FBx pins are all high-impedance inputs that may couple external noise, ensure that the loops containing these nodes are minimized whenever possible.
- In some applications, the LED or LED array can be far away from the TPS92682-Q1 device, or on a separate PCB connected by a wiring harness. When an output capacitor is used and the LED array is large or separated from the rest of the regulator, place the output capacitor close to the LEDs to reduce the effects of parasitic inductance on the AC impedance of the capacitor.
- The TPS92682-Q1 has an exposed thermal pad to aid power dissipation. Adding several vias under the exposed pad helps conduct heat away from the device. The junction-to-ambient thermal resistance varies with application. The most significant variables are the area of copper in the PCB and the number of vias under the exposed pad. The integrity of the solder connection from the device exposed pad to the PCB is critical. Excessive voids greatly decrease the thermal dissipation capacity.

10.2 Layout Example

☑ 10-1 shows a layout example for a CC boost LED driver, which is connected to the channel-1 of the TPS92682-Q1.






図 10-1. CC Boost Layout Example



11 Device and Documentation Support 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、 デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS92682QDAPRQ1	Active	Production	HTSSOP (DAP) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS92682Q
TPS92682QDAPRQ1.A	Active	Production	HTSSOP (DAP) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS92682Q
TPS92682QRHBRQ1	Active	Production	VQFN (RHB) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92682Q
TPS92682QRHBRQ1.A	Active	Production	VQFN (RHB) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92682Q
TPS92682QRHMRQ1	Active	Production	VQFN (RHM) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 125	TPS
									92682Q
TPS92682QRHMRQ1.A	Active	Production	VQFN (RHM) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 125	TPS
									92682Q
TPS92682QRHMRQ1.B	Active	Production	VQFN (RHM) 32	3000 LARGE T&R	-	NIPDAUAG	Level-3-260C-168 HR	-40 to 125	TPS
									92682Q

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

PACKAGE OPTION ADDENDUM

24-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92682QDAPRQ1	HTSSOP	DAP	32	2000	330.0	24.4	8.8	11.8	1.8	12.0	24.0	Q1
TPS92682QRHBRQ1	VQFN	RHB	32	2000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS92682QRHMRQ1	VQFN	RHM	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92682QDAPRQ1	HTSSOP	DAP	32	2000	356.0	356.0	45.0
TPS92682QRHBRQ1	VQFN	RHB	32	2000	367.0	367.0	35.0
TPS92682QRHMRQ1	VQFN	RHM	32	3000	346.0	346.0	33.0

RHM 32

GENERIC PACKAGE VIEW

VQFNP - 0.9 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RHM0032C



PACKAGE OUTLINE

VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RHM0032C

EXAMPLE BOARD LAYOUT

VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHM0032C

EXAMPLE STENCIL DESIGN

VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RHB0032V

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RHB0032V

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHB0032V

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DAP 32


GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PACKAGE OUTLINE

DAP0032F

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.




DAP0032F

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DAP0032F

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated