

## TPS8804 煙検出器 AFE

### 1 特長

- フォト・チャンバー AFE
  - 電流を 8 ビットで設定できる 2 つの LED ドライバ
  - LED 電流の温度補償
  - フォトダイオード用の超低オフセット・オペアンプ
  - プログラム可能かつバイパス可能なゲイン段
- 一酸化炭素センサ AFE
  - 超低オフセット・ゲイン段
  - ゲインと基準電圧をプログラム可能
- パワー・マネージメント
  - 外部マイクロコントローラ用のプログラム可能な LDO
- SLC インターフェイスのトランスミッタとレシーバ
- 超低消費電力
- I<sup>2</sup>C シリアル・インターフェイス
- 広い入力電圧範囲

### 2 アプリケーション

- 煙感知器 / CO 感知器


### 3 概要

TPS8804 は、2 波長光電煙検出および一酸化炭素検出システムに必要なすべてのアンプとドライバを内蔵しています。その高い柔軟性は、高精度と低消費電力が重要な煙検出システムに理想的です。

#### 製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
TPS8804	TSSOP (38)	9.7mm × 4.4mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



アプリケーション概略



## Table of Contents


<b>1 特長</b> .....	1	7.5 Programming.....	30
<b>2 アプリケーション</b> .....	1	7.6 Register Maps.....	30
<b>3 概要</b> .....	1	<b>8 Application and Implementation</b> .....	39
<b>4 Revision History</b> .....	2	8.1 Application Information.....	39
<b>5 Pin Configuration and Functions</b> .....	3	8.2 Typical Application.....	39
Pin Functions.....	3	<b>9 Power Supply Recommendations</b> .....	43
<b>6 Specifications</b> .....	5	<b>10 Layout</b> .....	44
6.1 Absolute Maximum Ratings .....	5	10.1 Layout Guidelines.....	44
6.2 ESD Ratings.....	5	10.2 Layout Example.....	44
6.3 Recommended Operating Conditions .....	5	<b>11 Device and Documentation Support</b> .....	47
6.4 Thermal Information.....	6	11.1 ドキュメントの更新通知を受け取る方法.....	47
6.5 Electrical Characteristics .....	6	11.2 サポート・リソース.....	47
6.6 Typical Characteristics.....	16	11.3 Trademarks.....	47
<b>7 Detailed Description</b> .....	17	11.4 静電気放電に関する注意事項.....	47
7.1 Overview.....	17	11.5 用語集.....	47
7.2 Functional Block Diagram.....	18	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	48
7.3 Feature Description.....	19		
7.4 Device Functional Modes.....	29		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (March 2021) to Revision C (August 2021)</b>	<b>Page</b>
• Updated <a href="#">図 7-3</a> .....	22
• Added <i>Connect a capacitor with a value between 1 <math>\mu</math>F and 100 <math>\mu</math>F to the LEDLDO.</i> to <a href="#">セクション 7.3.4.2</a> .....	23
• Updated VCLOW description in <a href="#">セクション 7.6.2</a> .....	31
<b>Changes from Revision A (March 2020) to Revision B (March 2021)</b>	<b>Page</b>
• Changed typical $I_{MCULDO,Q}$ based on measurement data.....	6
• Changed typical $I_{CO,Q}$ based on measurement data.....	6
<b>Changes from Revision * (October 2019) to Revision A (March 2020)</b>	<b>Page</b>
• ドキュメントのステータスを「事前情報」から「量産データ」に変更.....	1
• Added typical value to $V_{PDIN,OFFS}$ .....	6
• Added typical value to $V_{OFFS,CO}$ .....	6
• Added typical value to $V_{MUX,OFFS}$ .....	6

## 5 Pin Configuration and Functions



**FIG 5-1. DCP Package 38-Pin TSSOP Top View**

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	5	I	Analog ground. Connect to ground plane.
AMUX	33	O	Analog multiplexer output.
CON	35	I	Negative terminal of CO operational amplifier. Connect to GND if unused.
COO	34	O	Output of CO operational amplifier. Connect to GND if unused.
COP	36	I	Positive terminal of CO operational amplifier. Connect to GND if unused.
CSA	9	I	LED driver A current sense.
CSB	11	I	LED driver B current sense. Connect to GND if unused.
CSEL	29	I	Device address select pin for I <sup>2</sup> C serial interface. Pull to GND for I <sup>2</sup> C address 0x3F. Pull to VMCU for I <sup>2</sup> C address 0x2A. Do not leave floating.
DGND	32	I	Digital ground. Connect to AGND.
DINA	10	I	LED driver A current sink. Connect to cathode of LED.
DINB	12	I	LED driver B current sink. Connect to cathode of LED. Connect to GND if unused.
GPIO	26	I/O	Multi-purpose digital input and output.
LEDEN	31	I	LED driver enable. Do not leave floating while device is powered.
LEDLDO	4	O	LDO output for charging LED supply capacitor. Connect to GND if unused.
MCU_RX	25	O	SLC interface output for receiving data from VLINE.
MCU_TX1	30	I	Primary SLC interface input for transmitting data to VLINE.
MCU_TX2	16	I	Secondary SLC interface input for transmitting data to VLINE.
MCUSEL	13	I	Default MCULDO voltage selection input. Leave floating for VMCU = 3.3 V. Tie to VINT for VMCU = 2.5 V. Tie to GND for VMCU = 1.8 V. Connect to GND with 620-Ω resistor for VMCU = 1.5 V.
PDN	7	I	Photo input amplifier negative input. Connect to cathode of photodiode.
PDO	8	O	Photo input amplifier output pin.
PDP	6	I	Photo input amplifier positive Input. Connect to anode of photodiode.
PGND	17	I	Power ground connection . Connect to AGND.

PIN		I/O	DESCRIPTION
NAME	NO.		
PLDO	21	O	Capacitor connection to PLDO regulator.
PREF	37	O	Photo reference voltage and output for testing CO sensor connectivity.
REF0P3	38	O	300mV reference. Connect to GND if unused.
RESERVED	1, 2, 3, 18	N/A	Connect to GND.
SCL	27	I	Clock input for I <sup>2</sup> C serial interface.
SDA	28	I/O	Data line for I <sup>2</sup> C serial interface.
SLC_RX	24	I	SLC interface input for receiving data from VLINE.
SLC_TX1	14	O	Primary SLC interface output for transmitting data to VLINE.
SLC_TX2	15	O	Secondary SLC interface output for transmitting data to VLINE.
VCC	20	I	Input supply pin.
VINT	22	O	Capacitor connection to internal supply LDO.
VMCU	23	I/O	LDO supply for external microcontroller and internal IO buffers.
VSLC	19	I	SLC transmitter supply.
Thermal Pad	39	N/A	Metal connection for thermal dissipation. Connect to ground plane.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		MIN	MAX	UNIT
Power IO	SLC_TX1, SLCTX_2, VCC, VSCLC	-0.3	16.5	V
Analog IO	DINA, DINB, LEDLDO	-0.3	12	V
Analog connections	AMUX, CON, COO, COP, PREF, MCUSEL, PDO, REF0P3	-0.3	VINT + 0.3 or 3.6, whichever is lower	V
LDO outputs	VINT, VMCU	-0.3	PLDO + 0.3 or 3.6, whichever is lower	V
LED current sense	CSA	-0.3	DINA + 0.3 or 3.6, whichever is lower	V
LED current sense	CSB	-0.3	DINB + 0.3 or 3.6, whichever is lower	V
Photo amplifier inputs	PDN, PDP	-0.3	3.6	V
PLDO voltage	PLDO	-0.3	7.0	V
SLC receiver	SLC_RX	-0.3	18	V
Digital IO	CSEL, GPIO, LEDEN, MCU_RX, MCU_TX1, MCU_TX2, SCL, SDA	-0.3	VMCU + 0.3 or 3.6, whichever is lower	V
Max operating ambient temperature	T <sub>A</sub>	-40	125	°C
Max operating junction temperature	T <sub>J</sub>	-40	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

			Value	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>1</sup>	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>2</sup>	±1500	

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
SLC transmitter supply	VSCLC	4.5	15.6	V
Power supply	VCC	2.6	15.6	V
LED driver	DINA, DINB	0	11.5	V
SLC receiver	SLC_RX	0	17	V

<sup>1</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>2</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
Digital IO	CSEL, GPIO, LEDEN, MCU_RX, MCU_TX1, MCU_TX2, SCL, SDA	0	VMCU	V
Digital IO supply	VMCU	1.425	3.6	V
Ambient temperature	T <sub>A</sub>	-40	85	°C
Junction temperature	T <sub>J</sub>	-40	85	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS8804		UNIT
		DCP		
		38 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	29.3		°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	20.0		°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	10.1		°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3		°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.0		°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.2		°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE AND CURRENTS</b>						
V <sub>PWRUP</sub>	Power up threshold. Note: Device enters active state when MCU_PG=1.	VCC rising	1.2	1.55	2.0	V
V <sub>PWRDOWN</sub>	Power down threshold	VCC falling	0.932	1.15	2.0	V
V <sub>PWR, HYS</sub>	VCC power up to power down hysteresis		6.4	400	580	mV
V <sub>VCCLOW, RISE</sub>	VCC low warning reset threshold	PLDO voltage rising	2.35	2.54	2.7	V
		Deglintch time	110	141	172	μs
V <sub>VCCLOW, FALL</sub>	VCC low warning assert threshold	PLDO voltage falling	2.15	2.42	2.6	V
		Deglintch time	110	141	172	μs
I <sub>STANDBY</sub>	Standby Supply Current	All blocks that can be disabled are off, T <sub>J</sub> =27°C, VCC=3V, VMCU=1.8V		3.8	4.4	μA
		All blocks that can be disabled are off, T <sub>J</sub> =27°C, VCC=9V, VMCU=3.3V		7.7	9.1	μA
<b>POWER LDO</b>						
V <sub>PLDO</sub>	Output Voltage	VCC = 2.0 V, I <sub>PLDO</sub> = 10 mA	1.93	1.96	1.99	V
		VCC = 2.0 V, I <sub>PLDO</sub> = 30 mA	1.8	1.89	1.95	V
		VCC = 3.3 V, I <sub>PLDO</sub> = 30 mA	3.1	3.22	3.3	V
		VCC = 9 V, I <sub>PLDO</sub> = 30 mA	4.1	4.9	6.7	V
		VCC = 11.5 V, I <sub>PLDO</sub> = 30 mA	4.1	5	6.7	V
C <sub>PLDO</sub>	PLDO capacitor required for stability		0.7	1	1.3	μF

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INTERNAL LDO</b>						
V <sub>INTLDO</sub>	Output Voltage	I <sub>VINT</sub> < 10 mA	2.25	2.3	2.35	V
		I <sub>VINT</sub> < 10 $\mu$ A, T > 80°C	2.25	2.3	2.40	V
	DC Output Voltage Accuracy	No external/internal load, V <sub>CC</sub> = 2.6 V - 11.5 V	-2		2	%
	Line Regulation	V <sub>CC</sub> = 2.6 V-11.5 V, I <sub>OUT</sub> = 10 mA	-2		2	%
	Load Regulation	I <sub>VINT</sub> = 0 mA - 10 mA, V <sub>CC</sub> = 3 V	-2		2	%
	Transient regulation	I <sub>VINT</sub> stepped from 0 mA to 10 mA in 1 $\mu$ s	-8		8	%
		I <sub>VINT</sub> stepped from 10 mA to 0 mA in 1 $\mu$ s	-5		5	%
PSRR	V <sub>IN</sub> = 3.0 V, I <sub>OUT</sub> = 10 mA, f = 60 Hz (200 mVpp)	50			dB	
I <sub>INTLDO, OUT</sub>	Output current range		0		10	mA
I <sub>INTLDO, SC</sub>	Short Circuit Current Limit		30	280	500	mA
V <sub>INTLDO, DO</sub>	Dropout Voltage	From PLDO to V <sub>INT</sub> , I <sub>VINT</sub> = 10 mA, PLDO = 2.2 V		52	66	mV
C <sub>INTLDO, OUT</sub>	Output Capacitor	Ceramic	0.7	1	1.3	$\mu$ F
	ESR of Output Capacitor				100	m $\Omega$
<b>MCU LDO</b>						
V <sub>MCULDO</sub>	Output Voltage <sup>(1)</sup>	I <sub>MCULDO</sub> < 30 mA, V <sub>CC</sub> > 2.2 V, V <sub>MCUSET</sub> = 00 (T < 80°C for no load)	1.425	1.5	1.575	V
		I <sub>MCULDO</sub> < 10 $\mu$ A, V <sub>CC</sub> > 2.2 V, V <sub>MCUSET</sub> = 00, T > 80°C	1.425	1.5	1.65	V
		I <sub>MCULDO</sub> < 30 mA, V <sub>CC</sub> > 2.6 V, V <sub>MCUSET</sub> = 01 (T < 80°C for no load)	1.71	1.8	1.89	V
		I <sub>MCULDO</sub> < 10 $\mu$ A, V <sub>CC</sub> > 2.6 V, V <sub>MCUSET</sub> = 01, T > 80°C	1.71	1.8	1.98	V
		I <sub>MCULDO</sub> < 30 mA, V <sub>CC</sub> > 3.65 V, V <sub>MCUSET</sub> = 10 (T < 80°C for no load)	2.38	2.5	2.63	V
		I <sub>MCULDO</sub> < 10 $\mu$ A, V <sub>CC</sub> > 3.65 V, V <sub>MCUSET</sub> = 10, T > 80°C	2.38	2.5	2.75	V
		I <sub>MCULDO</sub> < 10 mA, V <sub>CC</sub> > 3.65 V, V <sub>MCUSET</sub> = 11 (T < 80°C for no load)	3.13	3.3	3.47	V
		I <sub>MCULDO</sub> < 10 $\mu$ A, V <sub>CC</sub> > 4.5 V, V <sub>MCUSET</sub> = 11, T > 80°C	3.13	3.3	3.60	V
		I <sub>MCULDO</sub> < 50 mA, V <sub>CC</sub> > 5.5 V, V <sub>MCUSET</sub> = 11	3.13	3.3	3.47	V
	DC Output Voltage Accuracy	T < 80°C	-5		5	%
V <sub>MCULDO, PG</sub>	MCULDO power good threshold	V <sub>MCU</sub> rising	75	82	95	%
		V <sub>MCU</sub> falling	65	78	85	%
I <sub>MCULDO</sub>	Output Current Range	V <sub>CC</sub> > 2.2 V, V <sub>MCUSET</sub> = 00	0		30	mA
		V <sub>CC</sub> > 2.6 V, V <sub>MCUSET</sub> = 01	0		30	mA
		V <sub>CC</sub> > 3.65 V, V <sub>MCUSET</sub> = 10	0		30	mA
		V <sub>CC</sub> > 4.5 V, V <sub>MCUSET</sub> = 11	0		50	mA

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>MCULDO, TR</sub>	MCULDO load transient regulation	I <sub>MCULDO</sub> stepped from 0 mA to 10 mA in 1 $\mu$ s, T < 80°C	-7		7	%
		I <sub>MCULDO</sub> stepped from 0 mA to 10 mA in 1 $\mu$ s, T > 80°C	-8		8	%
		I <sub>MCULDO</sub> stepped from 10 mA to 0 mA in 1 $\mu$ s, T < 80°C	-5		5	%
		I <sub>MCULDO</sub> stepped from 10 mA to 0 mA in 1 $\mu$ s, T > 80°C	-8		8	%
I <sub>MCULDO, SC</sub>	Short Circuit current limit		72	162	253	mA
t <sub>MCULDO, PWR</sub>	Power Up Time	C <sub>MCULDO</sub> = 1 $\mu$ F, time from V <sub>MCU</sub> =0V to 90% of target voltage		600	1100	$\mu$ s
T <sub>MCULDO, PG</sub>	MCULDO power good deglitch time		92	125	158	$\mu$ s
T <sub>MCULDO, MASK</sub>	MCULDO low voltage error mask time. MCULDO_ERR is masked for T <sub>MCULDO, MASK</sub> after V <sub>MCUSET</sub> or MCU_DIS is changed.			10		ms
I <sub>MCULDO, Q</sub>	Quiescent Current	I <sub>MCULDO</sub> = 0 $\mu$ A		2.04	3	$\mu$ A
C <sub>MCULDO</sub>	Output Capacitor	Ceramic	0.7	1	10	$\mu$ F
	ESR of Output Capacitor				100	m $\Omega$
R <sub>MCUSEL</sub>	MCUSEL component requirements. Not tested in production	Pull-down resistance to set V <sub>MCUSET</sub> [1:0]=00 on powerup	558	620	682	$\Omega$
		Pull-down resistance to set V <sub>MCUSET</sub> [1:0]=01 on powerup	0		10	$\Omega$
		Pull-up resistance to V <sub>INT</sub> to set V <sub>MCUSET</sub> [1:0]=10 on powerup	0		10	$\Omega$
		Capacitance to set V <sub>MCUSET</sub> [1:0]=11 on powerup	300		1000	pF
<b>PHOTO CHAMBER INPUT STAGE AMPLIFIER</b>						
V <sub>PDO</sub>	Output voltage range	PAMP_EN=1, Feedback network: 1.5M $\Omega$ , 10pF	0		0.5	V
f <sub>PDIN, BW</sub>	Unity Gain Bandwidth		1		5	MHz
V <sub>PDIN, OFS</sub>	Input Offset Voltage		-530	-195	240	$\mu$ V
V <sub>PDO, OFS</sub>	Output Offset Voltage	50mV applied to PDP with 1.5M $\Omega$ series resistor. 1.5M $\Omega$ resistor connects PDN to PDO. Voltage measured between 50mV and PDO.	-10		10	mV
f <sub>PDIN, CHOP</sub>	Chop Frequency			2		MHz
T <sub>PDIN, SET</sub>	Input amplifier settling time. Time between stepping the current and measuring 90% of the final value + 10% of the initial value at PDO	Feedback network: 1.5M $\Omega$ , 10pF. 1 nA to 10 nA applied from PDN to PDP. 0V reference	0	30	40	$\mu$ s
		Feedback network: 1.5M $\Omega$ , 5pF. 1.5M $\Omega$ connected from PDP to PREF. 1 nA to 10 nA applied from PDN to PDP. PREF_SEL=1	0	20	40	$\mu$ s



over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{PDIN, ACT}$	Active current. Current does not include bias block or 8 MHz oscillator.			175	210	$\mu A$
<b>PHOTO CHAMBER GAIN STAGE AMPLIFIER</b>						
$G_{PGAIN}$	Closed Loop Gain Slope ( $V_{AOUT\_PH2} - V_{AOUT\_PH1} / (V_{SIG2} - V_{SIG1})$ ). Apply $V_{SIG1}$ from PREF to PDO and measure AOUT_PH. Apply $V_{SIG2}$ from COTEST to PDO and measure AOUT_PH	$V_{PDO1}=10mV, V_{PDO2}=20mV, PREF\_SEL=0, PGAIN[1:0] = 00$	4.75	4.9	5.05	V/V
		$V_{PDO1}=10mV, V_{PDO2}=20mV, PREF\_SEL=0, PGAIN[1:0] = 01$	10.67	11	11.33	V/V
		$V_{PDO1}=10mV, V_{PDO2}=20mV, PREF\_SEL=0, PGAIN[1:0] = 10$	19.4	20	20.6	V/V
		$V_{PDO1}=10mV, V_{PDO2}=20mV, PREF\_SEL=0, PGAIN[1:0] = 11$	33.95	35	36.05	V/V
	Closed Loop Gain Slope ( $V_{AOUT\_PH2} - V_{AOUT\_PH1} / (V_{SIG2} - V_{SIG1})$ ). Apply $V_{SIG1}$ from PREF to PDO and measure AOUT_PH. Apply $V_{SIG2}$ from PREF to PDO and measure AOUT_PH	$V_{SIG1}=10mV, V_{SIG2}=20mV, PREF\_SEL=1, PGAIN[1:0] = 00$	4.61	4.75	4.89	V/V
		$V_{SIG1}=10mV, V_{SIG2}=20mV, PREF\_SEL=1, PGAIN[1:0] = 01$	10.09	10.4	10.71	V/V
		$V_{SIG1}=10mV, V_{SIG2}=20mV, PREF\_SEL=1, PGAIN[1:0] = 10$	17.94	18.5	19.06	V/V
		$V_{SIG1}=10mV, V_{SIG2}=20mV, PREF\_SEL=1, PGAIN[1:0] = 11$	31.28	32.25	33.22	V/V
$F_{PGAIN, BW}$	Unity Gain Bandwidth		1	5	8	MHz
$V_{PGAIN, OFS}$	Input offset Voltage		-6		5	mV
$T_{PGAIN, SET}$	Gain amplifier settling time. Time between stepping the voltage and measuring 90% of the final value + 10% of the initial value at AOUT_PH	$PGAIN[1:0]=00$ . PDO stepped from 3mV to 30mV. $PREF\_SEL=0$		1.8	2.522	$\mu s$
$I_{PGAIN, ACT}$	Active current. Current does not include bias block.	1.0 V input voltage, $PGAIN[1:0] = 00, PGAIN\_EN = 1$		40	70	$\mu A$
<b>LED LDO</b>						
$V_{LEDLDO}$	LEDLDO output voltage range		7.5		10	V
$V_{LEDLDO, ACC}$	LDO output accuracy	$I_{LEDLDO} = 0\mu A$ to $100\mu A$	-5		5	%
$V_{LEDLDO, RES}$	LED LDO output step size			0.5		V
$I_{LEDLDO, OUT}$	LDO output current limit		1	3	6	mA
$I_{LEDLDO, Q}$	Quiescent current. Current does not include bias block.			31	60	$\mu A$
$V_{LEDLDO, DROP}$	LED LDO dropout voltage	$V_{SLC}=7V, I_{LEDLDO}=100\mu A$		565	1000	mV
<b>LED DRIVER A</b>						
$N_{PDACA, RES}$	Resolution			8		Bits

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CSA</sub>	CSA output voltage	T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 00, PDAC_A = 00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	274	299	323	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 00, PDAC_A = FF, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	567	593	619	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 01, PDAC_A = 00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	252	277	301	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 01, PDAC_A = FF, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	546	572	597	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 10, PDAC_A = 00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	164	188	213	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 10, PDAC_A = FF, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	458	484	510	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 11, PDAC_A = 00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	54	79	104	mV
		T <sub>J</sub> = 27°C TEMP <sub>COA</sub> [1:0] = 11, PDAC_A = FF, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V	350	376	403	mV
V <sub>PDACA, STEP</sub>	DAC step size			1.18		mV
	INL		-10		10	LSB
	DNL		-1.5		1.5	LSB
t <sub>PDACA, SET</sub>	Settling Time			1	5	μs
K <sub>PDACA, COMP</sub>	CSA temperature compensation coefficient	TEMP <sub>COA</sub> [1:0] = 00, PDAC_A[7:0] = 0x00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V, T <sub>J</sub> =0°C, 50°C	0.174	0.347	0.521	mV/°C
		TEMP <sub>COA</sub> [1:0] = 01, PDAC_A[7:0] = 0x00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V, T <sub>J</sub> =0°C, 50°C	0.208	0.416	0.624	mV/°C
		TEMP <sub>COA</sub> [1:0] = 10, PDAC_A[7:0] = 0x00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V, T <sub>J</sub> =0°C, 50°C	0.346	0.693	1.039	mV/°C
		TEMP <sub>COA</sub> [1:0] = 11, PDAC_A[7:0] = 0x00, R <sub>CSA</sub> =1 kOhms, V <sub>DINA</sub> =3V, T <sub>J</sub> =0°C, 50°C	0.520	1.040	1.560	mV/°C
V <sub>DINA, DROP</sub>	Dropout voltage. Voltage required between DINA and CSA for current regulation.	PLDO=3.6V, R <sub>CSA</sub> =820mΩ, TEMP <sub>COA</sub> [1:0]=11, PDAC_A[7:0]=0x28, T <sub>J</sub> =27°C (I <sub>LED</sub> ≈158mA, 0.8% temp coefficient)			300	mV
		PLDO=3.6V, R <sub>CSA</sub> =820mΩ, TEMP <sub>COA</sub> [1:0]=01, PDAC_A[7:0]=0x79, T <sub>J</sub> =27°C (I <sub>LED</sub> ≈507mA, 0.1% temp coefficient)			500	mV
I <sub>DINA</sub>	LED current		0		550	mA
<b>LED DRIVER B</b>						
N <sub>PDACB, RES</sub>	Resolution			8		Bits

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CSB</sub>	CSB output voltage	T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 00, PDAC <sub>B</sub> = 00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	271	299	327	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 00, PDAC <sub>B</sub> = FF, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	562	594	626	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 01, PDAC <sub>B</sub> = 00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	250	277	305	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 01, PDAC <sub>B</sub> = FF, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	541	572	604	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 10, PDAC <sub>B</sub> = 00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	163	189	216	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 10, PDAC <sub>B</sub> = FF, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	456	486	516	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 11, PDAC <sub>B</sub> = 00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	55	81	108	mV
		T <sub>J</sub> = 27°C TEMP <sub>COB</sub> [1:0] = 11, PDAC <sub>B</sub> = FF, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V	350	379	408	mV
V <sub>PDACB, STEP</sub>	DAC step size			1.18		mV
	INL		-10		10	LSB
	DNL		-1.5		1.5	LSB
t <sub>PDACB, SET</sub>	Settling time			1	5	μs
K <sub>PDACB, COMP</sub>	CSB temperature compensation coefficient	TEMP <sub>COB</sub> [1:0] = 00, PDAC[7:0] = 0x00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V, T <sub>J</sub> = 0°C, 50°C	0.174	0.347	0.521	mV/°C
		TEMP <sub>COB</sub> [1:0] = 01, PDAC[7:0] = 0x00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V, T <sub>J</sub> = 0°C, 50°C	0.208	0.416	0.624	mV/°C
		TEMP <sub>COB</sub> [1:0] = 10, PDAC[7:0] = 0x00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V, T <sub>J</sub> = 0°C, 50°C	0.346	0.693	1.039	mV/°C
		TEMP <sub>COB</sub> [1:0] = 11, PDAC[7:0] = 0x00, R <sub>CSB</sub> = 1 kOhms, V <sub>DINB</sub> = 3V, T <sub>J</sub> = 0°C, 50°C	0.520	1.040	1.560	mV/°C
V <sub>DINB, DROP</sub>	Dropout voltage. Voltage required between DINB and CSB for current regulation.	PLDO = 3.6V, R <sub>CSA</sub> = 820mΩ, TEMP <sub>COB</sub> [1:0] = 11, PDAC[7:0] = 0x28, T <sub>J</sub> = 27°C (I <sub>LED</sub> ≈ 158mA, 0.8% temp coefficient)			300	mV
		PLDO = 3.6V, R <sub>CSA</sub> = 820mΩ, TEMP <sub>COB</sub> [1:0] = 01, PDAC[7:0] = 0x79, T <sub>J</sub> = 27°C (I <sub>LED</sub> ≈ 507mA, 0.1% temp coefficient)			500	mV
I <sub>DINB</sub>	LED current		0		550	mA
<b>CO TRANSIMPEDANCE AMPLIFIER</b>						
R <sub>I, CO</sub>	CO input resistance	COSWRI = 1	0.7	1	1.5	kΩ

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>F, CO</sub>	CO feedback resistance	COGAIN[1:0] = 00, COSWRG = 1	770	1100	1430	kΩ
		COGAIN[1:0] = 01, COSWRG = 1	210	300	390	kΩ
		COGAIN[1:0] = 10, COSWRG = 1	350	500	650	kΩ
		COGAIN[1:0] = 11, COSWRG = 1	560	800	1040	kΩ
V <sub>IN, COP</sub>	CO amplifier input voltage (COP pin)		0		0.6	V
V <sub>IN, CON</sub>	CO amplifier input voltage (CON pin)		0		0.6	V
V <sub>OFFS, CO</sub>	CO amplifier input offset voltage		-130	94	300	μV
V <sub>OUT, COO</sub>	CO amplifier output voltage (COO pin)		0.1		2	V
I <sub>CO, Q</sub>	CO amplifier quiescent current			0.63	2.1	μA
f <sub>CO, BW</sub>	CO amplifier unity gain bandwidth		5	12	20	kHz
f <sub>CO, CHOP</sub>	CO amplifier chop frequency		3.8	4	4.2	kHz
R <sub>COO</sub>	CO amplifier output resistance	COSWRO = 1	70	95	130	kΩ
V <sub>COPREF</sub>	CO amplifier reference voltage	COSWREF=1, COREF[1:0] = 00, T <sub>J</sub> = 27°C	0.89	1.14	1.47	mV
		COSWREF=1, COREF[1:0] = 00, T <sub>J</sub> = -40°C to 85°C	0.86	1.14	1.66	
		COSWREF=1, COREF[1:0] = 01, T <sub>J</sub> = 27°C	1.75	2.23	2.7	
		COSWREF=1, COREF[1:0] = 01, T <sub>J</sub> = -40°C to 85°C	1.7	2.23	2.95	
		COSWREF=1, COREF[1:0] = 10, T <sub>J</sub> = 27°C	2.6	3.23	4	
		COSWREF=1, COREF[1:0] = 10, T <sub>J</sub> = -40°C to 85°C	2.55	3.23	4.24	
		COSWREF=1, COREF[1:0] = 11, T <sub>J</sub> = 27°C	3.45	4.43	5.38	
		COSWREF=1, COREF[1:0] = 11, T <sub>J</sub> = -40°C to 85°C	3.4	4.43	5.48	
R <sub>COTEST, PU</sub>	COTEST pull up FET resistance		0.36	0.76	1.1	kΩ
R <sub>COTEST, PD</sub>	COTEST pull-down FET resistance		0.25	0.37	0.82	kΩ
<b>SLC INTERFACE</b>						
t <sub>SLCRX, DEG</sub>	SLC receiver deglitch time	SLCRX_EN=1, SLCRX_DE G[1:0]=00	0	0	0.065	ms
		SLCRX_EN=1, SLCRX_DE G[1:0]=01	0.090	0.125	0.160	
		SLCRX_EN=1, SLCRX_DE G[1:0]=10	0.9	1	1.1	
		SLCRX_EN=1, SLCRX_DE G[1:0]=11	19.8	20	20.2	
I <sub>SLCRX, Q</sub>	SLC receiver standby current	SLCRX_EN = 1		0.25	0.5	uA

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>SLCRX,IHI</sub>	SLC receiver input high threshold voltage	SLCRX_HYS=0	1.3	2.0	2.7	V
		SLCRX_HYS=1	1.3	2.0	2.7	V
V <sub>SLCRX,ILO</sub>	SLC receiver input low threshold voltage	SLCRX_HYS=0	0.5	0.8	1.1	V
		SLCRX_HYS=1	1.2	1.8	2.7	V
V <sub>SLCRX,HYS</sub>	SLC receiver input hysteresis	SLCRX_HYS=0	0.7	1.2	1.7	V
		SLCRX_HYS=1	0.01	0.2	0.3	V
R <sub>SLCRX,PD</sub>	SLC receiver input pulldown resistance	SLCRX_PD=1	65	107	165	kΩ
		SLCRX_PD=0	3.5	41	56	MΩ
V <sub>SLCTXX,OH</sub>	SLC transmitter output high voltage	VSLC=11.5V, I <sub>SLC,TXX</sub> =-16mA	11.0	11.3	11.5	V
V <sub>SLCTXX,OL</sub>	SLC transmitter output low voltage	VSLC=11.5V, I <sub>SLC,TXX</sub> =16mA	0	0.1	0.5	V
<b>ANALOG MULTIPLEXER</b>						
V <sub>MUX</sub>	Multiplexer buffer input signal voltage range	AMUX_BYP=0	0.05		2	V
G <sub>MUX,GAIN</sub>	Multiplexer buffer output gain	AMUX_BYP=0	0.99	1	1.01	V/V
V <sub>MUX,OFFS</sub>	Multiplexer buffer offset voltage	AMUX_BYP=0	-8	-0.5	8	mV
t <sub>MUX,EN</sub>	Multiplexer buffer enable settling time	AMUX_BYP=0, AMUX_SEL stepped from 000 to 011 with PDO=2V, PAMP_EN=0. Time until AMUX reaches 99% of its final value	0	10	15	us
t <sub>MUX,STEP</sub>	Multiplexer buffer input step settling time	AMUX_BYP=0, AMUX_SEL=011, PDO stepped from 50mV to 2V, PAMP_EN=0. Time until AMUX reaches 99% of its final value	0	10	15	us
f <sub>MUX,BW</sub>	Multiplexer bandwidth	AMUX_BYP=0	0.5	1	25	MHz
I <sub>MUX,OUT</sub>	Multiplexer output current	AMUX_BYP=0	-10		10	uA
I <sub>MUX,Q</sub>	Multiplexer quiescent current. Current does not include bias block.	AMUX_BYP=0		8.3	50	uA
C <sub>MUX</sub>	Multiplexer buffer output capacitor required for stability	AMUX_BYP=0	150		1000	pF
<b>OSCILLATOR, REFERENCE SYSTEM</b>						
f <sub>OSC8</sub>	Oscillator frequency			8		MHz
	Frequency accuracy	T <sub>A</sub> = -10°C to 70°C	-3		3	%
f <sub>OSC32</sub>	Low-power Oscillator frequency			32		kHz
	Frequency accuracy	T <sub>A</sub> = -10°C to 70°C	-3		3	%
T <sub>TIMEOUT</sub>	Error timeout time		0.9	1	1.1	s
I <sub>REF0P3,Q</sub>	REF0P3 buffer quiescent current	VCC current difference between REF0P3_EN=0 and REF0P3=1. I <sub>REF0P3</sub> =0 μA		0.38	0.76	μA
C <sub>REF0P3</sub>	REF0P3 output capacitor required for stability		0.7	1	1.5	nF
T <sub>REF0P3,SET</sub>	REF0P3 settling time	From REF0P3 enabled to 99% of final output voltage. C <sub>REF0P3</sub> =1nF, I <sub>REF0P3</sub> =0 μA		1	1.8	ms

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF0P3, OUT</sub>	REF0P3 output voltage	I <sub>REF0P3</sub> = 10 $\mu$ A	270	300	330	mV
		I <sub>REF0P3</sub> = -25 $\mu$ A	270	300	330	mV
I <sub>VCCLOW,Q</sub>	VCC_LOW monitor quiescent current			0.9	2	$\mu$ A
<b>IO BUFFERS</b>						
V <sub>IO, ILO</sub>	IO buffer input low threshold	LEDEN, CSEL, MCU_TX1, MCU_TX2, GPIO	0.3×VMCU		0.7× VMCU	V
V <sub>IO, IHI</sub>	IO buffer input high threshold	LEDEN, CSEL, MCU_TX1, MCU_TX2, GPIO	0.3×VMCU		0.7× VMCU	V
I <sub>IO, LEAK</sub>	IO buffer input leakage current	LEDEN			100	nA
		MCU_TX1			100	nA
		CSEL			100	nA
V <sub>IO, OOL</sub>	IO buffer output low-level	MCU_RX, GPIO. I <sub>IO</sub> = 3 mA, VMCU = 1.8 V	0	0.19	0.6	V
		MCU_RX, GPIO. I <sub>IO</sub> = 1 mA, VMCU = 1.5 V	0	0.20	0.6	V
V <sub>IO, OOH</sub>	IO buffer output high-level. Spec is the voltage drop from VMCU (i.e. VMCU - VOH)	MCU_RX, GPIO. I <sub>IO</sub> = -3 mA, VMCU = 1.8 V	0	0.30	0.6	V
		MCU_RX, GPIO. I <sub>IO</sub> = -1 mA, VMCU = 1.5 V	0	0.37	0.6	V
C <sub>IN, IO</sub>	Input capacitance	LEDEN, CSEL		2	10	pF
C <sub>IN, IO</sub>	Input capacitance	MCU_TX1, MCU_TX2		2	10	pF
C <sub>IN, IO</sub>	Pin capacitance	MCU_RX, GPIO		2	10	pF
R <sub>IO, PD</sub>	IO pulldown resistor	MCU_RX, GPIO	0.8	10	50	M $\Omega$
<b>THERMAL WARNING</b>						
T <sub>WARNING</sub>	Thermal trip point			110		C
<b>THERMAL SHUTDOWN</b>						
T <sub>SHTDWN</sub>	Thermal trip point			125		C
	Thermal hysteresis		5	15	20	
t <sub>OTS, MASK</sub>	Thermal error mask time. OTS_ERR is masked for t <sub>OTS, MASK</sub> after device fully powers up or OTS_EN set to 1			300	350	$\mu$ s
<b>I2C IO</b>						
V <sub>I2C, ILL</sub>	Low-level input voltage		-0.5		0.3 × V <sub>MCU</sub>	V
V <sub>I2C, IHH</sub>	High-level input voltage		0.7 × V <sub>MCU</sub>			V
V <sub>I2C, HYS</sub>	Hysteresis of Schmitt trigger inputs		0.05 × V <sub>MCU</sub>			V
V <sub>I2C, OOL</sub>	Low-level output voltage	3 mA sink current; V <sub>MCU</sub> > 2V	0		0.4	V
		2 mA sink current; V <sub>MCU</sub> < 2V	0		0.2 × V <sub>MCU</sub>	V
I <sub>I2C, OOL</sub>	Low-level output current	V <sub>OL</sub> = 0.4 V	2.5			mA
		V <sub>OL</sub> = 0.6 V	4			mA
I <sub>I2C, IN</sub>	Input current to each I/O pin	0.1V <sub>MCU</sub> < V <sub>I</sub> < 0.9V <sub>MCUmax</sub>	-10		10	$\mu$ A
C <sub>I2C, IN</sub>	Capacitance for each I/O pin				10	pF

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>I2C,OF</sub>	Output fall time	From V <sub>IHmin</sub> to V <sub>ILmax</sub> , Standard-Mode			250	ns
		From V <sub>IHmin</sub> to V <sub>ILmax</sub> , Fast-Mode			250	ns
t <sub>I2C,SP</sub>	Pulse width of spikes that must be suppressed by the input filter		0		50	ns
<b>I2C BUS LINES</b>						
f <sub>SCL</sub>	SCL clock frequency, Standard-Mode		0		100	kHz
	SCL clock frequency Fast-Mode		0		400	kHz
t <sub>HD,STA</sub>	hold time (repeated) START condition, Standard-Mode	After this period, the first clock pulse is generated.	4			μs
	hold time (repeated) START condition, Fast-Mode	After this period, the first clock pulse is generated.	0.6			μs
t <sub>SCL,LOW</sub>	LOW period of the SCL clock, Standard-Mode		4.7			μs
	LOW period of the SCL clock, Fast-Mode		1.3			μs
t <sub>SCL,HIGH</sub>	HIGH period of the SCL clock, Standard-Mode		4			μs
	HIGH period of the SCL clock, Fast-Mode		0.6			μs
t <sub>SU,STA</sub>	set-up time for a repeated START condition, Standard-Mode		4.7			μs
	set-up time for a repeated START condition, Fast-Mode		0.6			μs
t <sub>HD,DAT</sub>	data hold time, Standard-Mode	CBUS compatible masters	5			μs
t <sub>HD,DAT</sub>		I2C-bus devices	0			μs
t <sub>HD,DAT</sub>	data hold time, Fast-Mode	CBUS compatible masters	0			μs
t <sub>HD,DAT</sub>		I2C-bus devices	0			μs
t <sub>SU,DAT</sub>	data set-up time, Standard-Mode		250			ns
	data set-up time, Fast-Mode		100			ns
t <sub>I2C,RISE</sub>	rise time of both SDA and SCL signals, Standard-Mode				1000	ns
	rise time of both SDA and SCL signals, Fast-Mode		20		300	ns
t <sub>I2C,FALL</sub>	fall time of both SDA and SCL signals, Standard-Mode				300	ns
	fall time of both SDA and SCL signals, Fast-Mode		20 × (VMCU / 5.5 V)		300	ns
t <sub>SU,STO</sub>	set-up time for STOP condition, Standard-Mode		4			μs
	set-up time for STOP condition, Fast-Mode		0.6			μs
t <sub>BUF</sub>	bus free time between a STOP and START condition, Standard-Mode		4.7			μs
	bus free time between a STOP and START condition, Fast-Mode		1.3			μs



over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>VD,DAT</sub>	data valid time, Standard-Mode				3.45	μs
	data valid time, Fast-Mode				0.9	μs
t <sub>VD,ACK</sub>	data valid acknowledge time, Standard-Mode				3.45	μs
	data valid acknowledge time, Fast-Mode				0.9	μs
C <sub>BUS</sub>	capacitive load for each bus line, Standard-Mode				400	pF
	capacitive load for each bus line, Fast-Mode				250	pF
V <sub>NL</sub>	noise margin at the LOW level	for each connected device (including hysteresis)	0.1 × V <sub>MCU</sub>			V
V <sub>NH</sub>	noise margin at the HIGH level	for each connected device (including hysteresis)	0.2 × V <sub>MCU</sub>			V

(1) MCU LDO output voltage on power-up is determined by the MCUSEL pin state.

### 6.6 Typical Characteristics

T<sub>A</sub> = 27°C, VCC = 3.65 V






## 7 Detailed Description

### 7.1 Overview

The TPS8804 integrates an analog supply LDO, digital supply LDO, photoelectric chamber analog front end (AFE), carbon monoxide sensor AFE, SLC interface driver, analog multiplexer, and digital core. The high integration greatly reduces component count in smoke detectors and carbon monoxide detectors. The two LED drivers have highly configurable temperature compensation to support IR and blue LEDs over a wide range of currents. The wide bandwidth of the photo-amplifier saves power due to reduced LED on-time. The CO amplifier has integrated gain resistors. The SLC interface driver connects to the two-wire power line, driving it low and sensing when the line has been pulled low. Each block is highly configurable with the digital core I<sup>2</sup>C interface, supporting on-the-fly adjustment of amplifier gains, regulator voltages, and driver currents. Configurable status and interrupt signal registers alert the MCU of fault conditions such as under-voltage, over-temperature, and SLC power alerts.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 System Power-up




图 7-1. Power-up State Diagram

The TPS8804 can power-up from a DC power supply above 3.6 V connected to the VCC pin. When the VCC voltage exceeds the  $V_{PWRUP}$  threshold, the TPS8804 initializes for 6 ms. After the initialization, the MCUSEL pin is sensed for 2 ms to determine the MCULDO voltage and program the VMCUSET register. 表 7-1 indicates the VMCU setting for each MCUSEL configuration. The MCULDO is enabled and the system waits for VMCU to reach its power-good threshold (typically 85% of its target voltage). It is only after VMCU reaches its power-good threshold that I<sup>2</sup>C communication is allowed with the TPS8804. This sequence of events is outlined in 图 7-1.

表 7-1. VMCU Power-up Voltage

MCUSEL Connection	VMCU (V)
620-Ω to GND	1.5
Short to GND	1.8
Short to VINT	2.5
330-pF to GND	3.3

### 7.3.2 LDO Regulators

#### 7.3.2.1 Power LDO Regulator

The power LDO is a voltage clamp that supplies many of the internal blocks in the TPS8804, including the internal LDO and MCU LDO. Because the power LDO is designed to clamp the VCC voltage, it is not precise and varies with VCC voltage and load. The power LDO shorts VCC and PLDO when the VCC voltage is below approximately 5 V, and regulates VCC when VCC is above approximately 5 V. The power LDO has a dropout voltage of approximately 1 V when it is regulating VCC. When the power LDO transitions from shorting to regulating, the PLDO voltage drops by approximately 1 V. Connect a 1-μF capacitor to PLDO to stabilize the PLDO voltage.

The power LDO is designed for use by the device and can be used to supply external circuitry that has a voltage limit of 7 V. The power LDO can also be used to supply the IR or blue LED anode through a diode.

#### 7.3.2.2 Internal LDO Regulator

The internal LDO (INT LDO) regulator powers the TPS8804 amplifiers and digital core with a stable 2.3 V supply. Connect a 1-μF capacitor to VINT to stabilize the output. The INT LDO is always enabled when the device is powered. The INT LDO can be used to supply external circuitry. It is not recommended to power noisy or

switching loads with INT LDO, as any noise on VINT couples to the internal amplifiers and can generate noise. The INT LDO can be used in the CO connectivity test circuitry and the photo reference circuitry.


### 7.3.2.3 Microcontroller LDO Regulator

The microcontroller LDO (MCU LDO) powers the internal digital input and output buffers (IO buffers) and external MCU that controls and programs the TPS8804. Connect a 1- $\mu$ F capacitor to VMCU to stabilize the output. The MCU LDO can be programmed to output 1.5 V, 1.8 V, 2.5 V, and 3.3 V. The default MCU LDO setting is determined by the configuration on the MCUSEL pin (see 表 7-1). After the device is powered, the MCU LDO voltage can be changed using the VMCUSET register. The MCU LDO can also be disabled using the MCU\_DIS register.

The MCU LDO output VMCU powers the IO buffers on SCL, SDA, CSEL, GPIO, LEDEN, MCU\_RX, MCU\_TX1, MCU\_TX2. The IO buffers level shift signals from the digital core to a level suitable for the microcontroller and signals from the microcontroller to a level suitable for the digital core. In general, connect VMCU to the microcontroller supply voltage to guarantee logic level compatibility. If the MCU LDO is disabled, connect an external supply to VMCU.

The MCU LDO has a power good signal MCU\_PG that indicates whether the MCU LDO is above 85% the regulation voltage. A 125- $\mu$ s deglitch filter prevents noise from affecting the MCU\_PG signal. If MCU\_PG is low after 10 ms of changing the MCU LDO voltage or enabling the MCU LDO, the MCU\_ERR flag is set high. If the MCU\_ERR flag is high and MCUERR\_DIS is low, the MCU LDO fault state is entered. See セクション 7.4.1.1 section for more information.

### 7.3.3 Photo Chamber AFE



7-2. Photo Amplifier Circuit

The TPS8804 photo amplifier connects to a photoelectric chamber photodiode and has two stages—an input stage and gain stage. When the photoelectric chamber LED is enabled, light scatters off smoke particles in the chamber into the photodiode, producing a signal proportional to the smoke concentration. The output of each photo amplifier stage is connected to the AMUX for ADC reading. This configuration provides high bandwidth and dynamic range for the photodiode signal chain as the gain stage is on-the-fly adjustable.

### 7.3.3.1 Photo Input Amplifier

The input stage is a wide-bandwidth, low-offset op-amp designed for amplifying photodiode currents. In [Figure 7-2](#), negative feedback causes the photodiode to conduct with zero voltage bias. The photo-current flows through resistors connected from PDP to a reference (GND or PREF) and PDN to PDO. These two resistors determine the gain of the input stage. The same value must be used for these two resistors because PDP and PDN leakage is amplified by these resistors. Capacitors installed in parallel with the resistors compensate the op-amp feedback loop for optimal response. The optimal compensation capacitance depends on the photodiode's capacitance. The compensation capacitance should be adjusted to minimize settling time without having overshoot on the output of the amplifier. Overshoot adds unnecessary noise in the output. The input stage outputs through the PDO pin, which is internally connected to the integrated photo gain stage and AMUX.

The input stage has the option of being referenced to GND or PREF. PREF is a reference that is normally pulled to VINT and is set to 50 mV when PREF\_SEL = 1 and either PAMP\_EN = 1 or PGAIN\_EN = 1. The 50 mV reference keeps the input amplifier in a linear operating region when no signal is applied, improving the speed and zero-current sensitivity of the amplifier. It is generally recommended to set PREF\_SEL=1 and connect the external gain resistor and compensation capacitor to PREF. Connect a 100-pF filtering capacitor from PREF to GND to reduce high frequency noise on PREF.

When measuring the photo amplifier output, it is recommended to take multiple ADC samples. Averaging ADC samples approximately reduces the noise by the square root of the amount of samples. The power consumed in a photoelectric smoke measurement is dominated by the LED power consumption, which is proportional to the LED on-time multiplied by the LED current. To maximize the signal-to-noise ratio for a given power level, set the LED pulse length to approximately twice the photo amplifier rise time and take multiple ADC samples while the output is stabilized.

In systems where the compensation capacitor is selected for a slower rise time and lower noise, take multiple ADC samples around the peak of the photo amplifier output.

### 7.3.3.2 Photo Gain Amplifier

The high-bandwidth, low noise photo gain amplifier connects to the output of the photo input stage to further amplify the photodiode signal. The gain amplifier is adjustable on-the-fly using the I<sup>2</sup>C interface. The gain amplifier has four settings:

- 5x (4.75x if PREF\_SEL=1)
- 11x (10.4x if PREF\_SEL=1)
- 20x (18.5x if PREF\_SEL=1)
- 35x (32.3x if PREF\_SEL=1)

The gain stage has the option of being referenced to GND or PREF with the PREF\_SEL bit. When PREF\_SEL=1, a 5 mV reference offset counteracts the gain stage's input offset voltage to keep the gain stage output above 50 mV. The 5 mV reference offset is amplified by the gain stage, causing the output to change when the gain is changed, even when there is zero photo-current. It is recommended to connect a 470 kΩ resistor from PREF to VINT if the gain is set to 11x, 20x, or 35x. This resistor changes the PREF voltage to 70 mV and prevents the output from dropping below 50 mV in worst-case conditions. Referencing the gain stage to PREF causes the 50 mV reference to change with signal level due to the finite impedance of the reference. Because the reference is changing with the signal level, the gain is slightly less with PREF\_SEL=1.

### 7.3.4 LED Driver




Figure 7-3. LED Driver Circuit

#### 7.3.4.1 LED Current Sink

The two LED drivers are current regulated, temperature compensated, and adjustable with an 8-bit DAC. When the LED driver is enabled, the CSA voltage is regulated, and the current through the CSA resistor also flows through the LED and the DINA pin. A current sense resistor connects to the CSA pin. The LED driver is enabled with the LEDEN pin and LEDPIN\_EN bit. Both the pin and bit must be high for the LED driver to operate. The LEDSEL bit switches which driver the LEDEN signal connects to. The GPIO pin can be configured to enable either LED driver.

The LED driver is temperature compensated to account for reduced LED intensity with increasing temperature. Four temperature compensation settings are available to support a variety of IR and blue LEDs. Temperature compensation is implemented by varying the CSA regulated voltage with temperature, thus the temperature compensation also depends on the CSA resistor. Each temperature compensation setting has a different DAC output at room temperature. To achieve a specific temperature compensation and current, the PDAC, TEMPCO, and CSA resistor must all be adjusted according to the [セクション 8.2.2.2](#) procedure.

The two LED drivers are interchangeable and support both IR and blue LEDs. The only difference between the two LED drivers is a code CSA\_BIN available to improve the LED A driver current accuracy for IR LEDs. CSA\_BIN in register 0x00 categorizes CSA voltage for each unit as close to the minimum, below average, above average, or close to the maximum (see [セクション 7.6](#)). Use CSA\_BIN to adjust the DAC and compensate for the variation on the LED A driver's current. After adjusting the DAC, the effective variation is reduced by a factor of 4 for the TEMPCOA = 11, PDAC\_A = 00 setting. IR LEDs typically require the TEMPCOA = 11 temperature compensation setting. Therefore, use the LED driver A for powering IR LEDs. If better accuracy is required,

calibrate the LED driver current by connecting the CSA or CSB pin to the microcontroller ADC port, measuring the CSA or CSB voltage, and adjusting PDAC\_A or PDAC\_B until the required current is achieved.

Ensure that the LED current remains below 550 mA, the pulse width remains below 1 ms, and the duty cycle remains below 1%. There is no protection to prevent operation outside these conditions. Ensure the PDAC and TEMPCO registers are programmed before enabling the LED driver.

#### **7.3.4.2 LED Voltage Supply**


Enough voltage must be provided to the LED such that the DINA voltage is at least the dropout voltage ( $V_{DINA, DROP}$ ) above the CSA voltage while the LED driver is enabled. Ensure the DINA voltage does not exceed 11.5 V. Because of the high LED drive currents, a large capacitor connected to the LED anode is required to provide pulsed power to the LED. Any of the internal regulators ( PLDO, LEDLDO) or external supply ( VDC) meeting the voltage requirements can be used to charge the LED capacitor. Connect the LED anode to LEDLDO when VCC > 11.5 V.

The LED LDO clamps the VSLC voltage and blocks reverse current with an integrated diode. It is current limited to prevent inrush current caused by charging the large capacitor. The regulation voltage is adjustable in the LEDLDO register. The LED LDO may be operated with VSLC below the regulation voltage. In this case, the LEDLDO voltage stabilizes to VSLC minus a diode voltage drop.

The LED driver current and rise time can vary by a few millivolts and microseconds across the LED anode supply and VCC voltages. It is recommended to use a consistent LED anode voltage whenever the LED driver is enabled.

Connect a capacitor with a value between 1  $\mu$ F and 100  $\mu$ F to the LEDLDO.

### 7.3.5 Carbon Monoxide Sensor AFE



**7-4. Carbon Monoxide Detection Circuit Referenced to GND**






FIG 7-5. Carbon Monoxide Detection Circuit Referenced to 300mV

The TPS8804 CO AFE connects to an electrochemical CO sensor. The amplifier converts the microamps of sensor current into a voltage readable by an ADC. This is achieved with a low-offset, low-power op-amp with configurable input, gain, and output resistors.

### 7.3.5.1 CO Transimpedance Amplifier

The CO transimpedance amplifier is a low-offset, low-power op-amp with integrated input, gain, and output resistors. Each of these resistors can be disconnected using the COSW register bits if using external resistors. The input resistor limits amplifier current during a CO sensor connectivity test. The gain resistor amplifies the CO sensor signal. Adjust the gain resistor by changing the COGAIN register bits. Use the output resistor with an external capacitor to filter the CO amplifier output signal.


The CO amplifier has two integrated references. A programmable 1.25-mV to 5-mV reference COREF is internally connected to the op-amp positive terminal. A 300-mV reference is connected to the REF0P3 pin. When the millivolt reference is used, the CO sensor must be connected to GND. The millivolt reference is amplified to offset the amplifier output above GND. When the 300 mV reference is used, the reference offsets the CO amplifier output by 300 mV. In general, either reference can be used. The 300-mV reference offers better DC accuracy at the cost of extra power consumption. The 300 mV reference is generated with a reference and op-amp buffer for high precision. The REF0P3 pin must connect to a 1 nF capacitor for stability if it is enabled. The buffer is designed to source and sink small currents as required by the CO amplifier. The 300 mV reference and the 1.25 mV to 5mV reference cannot be enabled simultaneously.

A resistor connected in parallel with the CO sensor prevents charge from accumulating across its terminals. The output of the CO amplifier is connected to the COO pin for continuous monitoring and the AMUX for periodic sampling.

### 7.3.5.2 CO Connectivity Test

The built-in CO connectivity test function connects to the PREF pin and is available when the photo amplifier is not referenced to PREF. The COTEST\_EN and COTEST\_DIR register bits program a pull-up and pull-down switch on PREF. A 200 k $\Omega$  pull-up resistor charges the 1  $\mu$ F capacitor when the CO test is not in use. When PREF is pulled low, charge is injected into the amplifier and the output pulse shape can be used to determine if the sensor is connected. An external MOSFET and pull-up resistor achieves the same function as the internal COTEST circuitry.

### 7.3.6 SLC Interface Transmitter and Receiver



External component selection depends on SLC protocol. Example configuration is shown

**FIG 7-6. SLC Interface Circuit**

In smoke detection systems where the power line carries communication signals between smoke detectors and central fire panels, the SLC interface connects to the power line to transmit and receive data from the MCU. The interface isolates the high voltage power line from the microcontroller, mitigating risk of damage and reducing external component count.

#### 7.3.6.1 SLC Transmitter


Signals are transmitted to the power line by pulling the line low with a controlled current sink. When the driver is enabled, the microcontroller controls the SLC\_TX1 and SLC\_TX2 outputs by driving MCU\_TX1 and MCU\_TX2 high. In FIG 7-6, the SLC\_TX2 output driver connects to an external transistor and current-limiting resistor. The current drawn from the power line is shown in 式 1. The SLC\_TX1 output driver is able to pull the line completely low. This configuration allows for multi-level communication.

$$I_{\text{SINK}} = \frac{V_{\text{SLC}} - V_{\text{BE}}}{R_{\text{E}}} \quad (1)$$

### 7.3.6.2 SLC Receiver

The SLC receiver transmits signals from the power line to the microcontroller. A reverse biased Zener diode level shifts the power line. The Zener diode is selected to drop the voltage such that when  $V_{\text{LINE}}$  is high, the SLCRX pin is above 3 V and when  $V_{\text{LINE}}$  is low, the SLCRX pin is below 0.5 V. The 100-pF capacitor filters voltage spikes that may occur on  $V_{\text{LINE}}$ . The hysteretic and deglitched comparator filters spurious noise on  $V_{\text{LINE}}$ . The comparator output is synchronized with the 32 kHz clock before being deglitched. The hysteresis voltage and deglitch time are programmable with the SLCRX\_HYS and SLCRX\_DEG register bits. An internal pulldown resistor biases the Zener diode to maintain the SLC\_RX voltage below 17 V, the recommended maximum.

### 7.3.7 AMUX



7-7. Analog Multiplexer Circuit

The AMUX switch and buffer are used to connect the various TPS8804 amplifier outputs to a single ADC. The unity-gain amplifier improves the drive strength and fidelity of the analog signals when connected to an ADC. A 330 pF to 1 nF capacitor must be connected to the AMUX pin to stabilize its output. The 10-kΩ resistor filters high-frequency noise in the analog signal. Using a 10-kΩ resistor and 1-nF capacitor reduces noise levels in the photo amplifier signal. The buffer has the option of being bypassed to remove the added offset introduced by the unity-gain amplifier. Because the AMUX requires the bias block (see [セクション 7.3.8](#)), bypassing the buffer does not eliminate the AMUX current consumption.

### 7.3.8 Analog Bias Block and 8 MHz Oscillator

A central analog bias block connects to many of the amplifiers, drivers, and regulators. This block is enabled when any of its connected blocks are enabled. Similarly, an internal 8-MHz oscillator is enabled when the photo input amplifier is enabled. [表 7-2](#) lists the conditions when the bias block and 8-MHz oscillator are enabled. The bias block and 8-MHz oscillator consume current in addition to the connecting blocks whenever they are enabled. Because the specified current consumption of each block does not include the bias block or the 8-MHz oscillator, add the bias block and 8-MHz oscillator currents when calculating system power consumption. Typical values of the bias block and 8-MHz oscillator current are shown in [セクション 6.6](#).


表 7-2. Conditions for Enabling the Bias Block and 8 MHz Oscillator

BLOCK	CONDITION	BIAS ENABLED?	8-MHZ OSC ENABLED?
Photo input amplifier	PAMP_EN = 1	Yes	Yes
AMUX buffer	AMUX_SEL[0:2] ≠ 000	Yes	No
LED LDO	LEDLDO_EN = 1	Yes	No
Photo gain amplifier	PGAIN_EN = 1	Yes	No
LED driver	LEDEN = VMCU and LEDPIN_EN = 1	Yes	No

**表 7-2. Conditions for Enabling the Bias Block and 8 MHz Oscillator (continued)**

BLOCK	CONDITION	BIAS ENABLED?	8-MHZ OSC ENABLED?
Temperature monitor	OTS_EN = 1	Yes	No
SLC transmitter	SLCTX_EN = 1	Yes	No

### 7.3.9 Interrupt Signal Alerts




**图 7-8. Interrupt Signal Alert Logic**

Configurable interrupt signals notify the MCU when a system anomaly occurs. The interrupt signal indicates the STATUS1 register, which has bits that latch high when reaching various condition limits such as temperature or voltage. Each of the bits in the STATUS1 register can be independently configured to send an interrupt signal by setting the MASK register bit corresponding to each STATUS1 bit. The GPIO bits must be set to 0x2 to output interrupt signals through the GPIO pin, and the STATUS\_MCURX bit must be set to 1 to output interrupt signals through the MCU\_RX pin. By connecting the GPIO or MCU\_RX pin to the microcontroller, the MCU can be immediately notified when a STATUS1 bit changes instead of having to repeatedly read the STATUS1 register. After the device sends the interrupt signal, the signal remains high until the STATUS1 register is read, at which point the fault clears if the error condition is removed.

## 7.4 Device Functional Modes

### 7.4.1 Fault States



7-9. Fault States Diagram

The TPS8804 device uses several monitors to alert the MCU when system irregularities occur. In addition to alerting the MCU, two monitors cause the device to enter protective fault states:

- MCULDO under-voltage
- system over-temperature

The fault states reduce risk of damage and brown-outs to the system in the event of short circuits or other power errors.

#### 7.4.1.1 MCU LDO Fault

The MCU LDO has an undervoltage monitor to notify the MCU if the LDO falls out of regulation. This monitor is enabled any time the MCU LDO is enabled and its status is in the `MCU_PG` register bit. A 125- $\mu\text{s}$  deglitch time rejects load and line transient spikes that may briefly drop the MCU LDO voltage below the under-voltage threshold. If `MCU_PG` is low while the MCU LDO is enabled and it has been more than 10 ms since the LDO was enabled or changed voltage, the `MCU_ERR` register bit latches high. When the `MCU_ERR` bit is set high and the `MCUERR_DIS` bit is low, the MCU LDO fault state is entered.

When the MCU LDO fault state is entered, all amplifiers and drivers are disabled. The MCU LDO remains enabled to attempt to recover the system. The device enables the over-temperature monitor (OTS\_EN) to prevent a VMCU short circuit from overheating the TPS8804 device. If a VMCU short circuit causes the temperature of the TPS8804 to rise, an over-temperature shutdown occurs and the MCU LDO shuts off.

There are two methods to exit the fault state. Every second in the fault state, the MCU\_PG register bit is automatically read. If high, the fault state is exited. The MCU\_ERR bit remains high until the STATUS1 register is read. Alternatively, if the STATUS1 register is read and MCU\_PG is high, the fault state is exited. When the device exits the MCU\_ERR fault state, the device re-enables all blocks that were enabled before the fault state occurred.

If an over-temperature fault occurs while in the MCU LDO fault state, the device enters the over-temperature fault state. The over-temperature fault state disables the MCU LDO in addition to the blocks that are disabled by the MCU LDO fault state. After the device exits the over-temperature fault state, it immediately re-enters the MCU LDO fault state to confirm the MCU LDO status.

#### 7.4.1.2 Over-Temperature Fault

An over-temperature shutdown (OTS) fault occurs if OTS\_EN = 1 and the die temperature exceeds 125°C. The fault is masked for 300 µs after setting OTS\_EN = 1. OTS\_EN must be enabled for at least 300 µs in order to determine if the die has overheated. After the device detects an over-temperature condition, it disables all drivers, amplifiers, and regulators and sets OTS\_ERR to 1. This action prevents additional temperature stress caused by a short circuit.

Similar to the MCU LDO fault, the device exits the OTS fault state with two methods:

- The device checks the die temperature once every second. If the temperature is below 110°C, the device exits the fault state.
- Reading the STATUS1 register with the die temperature below 110°C exits the fault state.

When the device exits the OTS fault state, it re-enables all blocks that were enabled before the OTS fault occurred.

## 7.5 Programming

The TPS8804 serial interface follows the I<sup>2</sup>C industry standard. The device supports both standard and fast mode, and it supports auto-increment for fast reading and writing of sequential registers. A 33-kΩ pullup resistor connecting the SDA and SCL pins to VMCU is recommended for fast mode operation. The VMCU voltage determines the logic level for I<sup>2</sup>C communication. The CSEL pin selects the device address. When CSEL is pulled to GND, the device address is 0x3F. When CSEL is pulled to VMCU, the device address is 0x2A.

## 7.6 Register Maps

表 7-3 lists the memory-mapped registers for the Device registers. All register offset addresses not listed in 表 7-3 should be considered as reserved locations and the register contents should not be modified.

**表 7-3. Device Registers**

Offset	Acronym	Register Name	Section
0h	REVID	Device Information	<a href="#">Go</a>
1h	STATUS1	Status 1	<a href="#">Go</a>
2h	STATUS2	Status 2	<a href="#">Go</a>
3h	MASK	Interrupt Mask	<a href="#">Go</a>
4h	CONFIG1	Config 1	<a href="#">Go</a>
5h	CONFIG2	Config 2	<a href="#">Go</a>
6h	ENABLE1	Enable 1	<a href="#">Go</a>
7h	ENABLE2	Enable 2	<a href="#">Go</a>
8h	CONTROL	Control	<a href="#">Go</a>

**表 7-3. Device Registers (continued)**

Offset	Acronym	Register Name	Section
Bh	GPIO_AMUX	GPIO and AMUX	<a href="#">Go</a>
Ch	COSW	CO Switch	<a href="#">Go</a>
Dh	CO	CO Amplifier	<a href="#">Go</a>
Fh	LEDLDO	LED LDO	<a href="#">Go</a>
10h	PH_CTRL	Photo Amplifier	<a href="#">Go</a>
11h	LED_DAC_A	LED DAC A	<a href="#">Go</a>
12h	LED_DAC_B	LED DAC B	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. 表 7-4 shows the codes that are used for access types in this section.

**表 7-4. Device Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 7.6.1 REVID Register (Offset = 0h) [reset = 0h]

REVID is shown in 表 7-5.

Return to [Summary Table](#).

**表 7-5. REVID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	CSA_BIN	R	0h	CSA voltage bin for TEMPCOA=11, PDAC_A=00 setting 0h = CSA voltage between specified minimum and typical, closer to minimum 1h = CSA voltage between specified minimum and typical, closer to typical 2h = CSA voltage between specified maximum and typical, closer to typical 3h = CSA voltage between specified maximum and typical, closer to maximum
5-0	RESERVED	R	0h	Reserved

### 7.6.2 STATUS1 Register (Offset = 1h) [reset = 0h]

STATUS1 is shown in 表 7-6.

Return to [Summary Table](#).

**表 7-6. STATUS1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	VCCLOW	RC	0h	VCC low warning 0h = no VCCLOW error has occurred 1h = VCC below V_VCCLOW,FALL threshold and VCCLOW_DIS=1 for VCCLOW deglitch time. VCCLOW is masked for 1 ms after VCCLOW_DIS is set to 0
5	MCULDO_ERR	RC	0h	MCU LDO power good error 0h = no MCULDO error has occurred 1h = MCU_PG=0 and MCU_EN=1 for TMCULDO,PG. MCULDO_ERR is masked for TMCULDO,MASK after VMCUSET or MCU_DIS has changed
4	OTS_ERR	RC	0h	Thermal shutdown error 0h = no thermal shutdown error has occurred 1h = junction temperature has exceeded T_SHUTDOWN
3	OTS_WRN	RC	0h	Thermal warning flag 0h = no thermal warning has occurred 1h = junction temperature has exceeded T_WARNING
2-1	RESERVED	R	0h	Reserved
0	SLC_RX	RC	0h	SLC_RX status 0h = deglitched SLC_RX is low or SLCRX_EN=0 1h = deglitched SLC_RX is high and SLCRX_EN=1

**7.6.3 STATUS2 Register (Offset = 2h) [reset = 0h]**

STATUS2 is shown in [表 7-7](#).

Return to [Summary Table](#).

**表 7-7. STATUS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	MCU_PG	R	0h	MCU LDO power good indicator 0h = MCU LDO is below power good threshold or MCU_DIS=1 1h = MCU LDO is above power good threshold and MCU_DIS=0
0	RESERVED	R	0h	Reserved

**7.6.4 MASK Register (Offset = 3h) [reset = 0h]**

MASK is shown in [表 7-8](#).

Return to [Summary Table](#).

**表 7-8. MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	VCCLOWM	R/W	0h	V <sub>CC</sub> low warning interrupt mask 0h = interrupt on VCC low 1h = no interrupt on VCC low
5	MCULDO_ERRM	R/W	0h	MCU LDO power good error interrupt mask 0h = interrupt on MCULDO power good error 1h = no interrupt on MCULDO power good error



**表 7-8. MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	OTS_ERRM	R/W	0h	Thermal shutdown error interrupt mask 0h = interrupt on thermal shutdown error 1h = no interrupt on thermal shutdown error
3	OTS_WRNM	R/W	0h	Thermal warning flag interrupt mask 0h = interrupt on thermal warning 1h = no interrupt on thermal warning
2-1	RESERVED	R	0h	Reserved
0	STATUS_MCURX	R/W	0h	Status interrupt on the MCU_RX pin 0h = disable 1h = MCU_RX outputs high if any unmasked STATUS1 flags

### 7.6.5 CONFIG1 Register (Offset = 4h) [reset = 20h]

CONFIG1 is shown in [表 7-9](#).

Return to [Summary Table](#).

**表 7-9. CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SLCRX_DEG	R/W	0h	SLC_RX deglitch control 0h = none 1h = 125us 2h = 1ms 3h = 20ms
5	SLCRX_PD	R/W	1h	SLC_RX pulldown resistor enable 0h = >1MOhm pulldown resistor on SLC_RX 1h = 100k pulldown resistor on SLC_RX
4-3	VMCUSET	R/W	0h	MCU LDO voltage. Default value is set by MCUSEL on power-up. 0h = 1.5V 1h = 1.8V 2h = 2.5V 3h = 3.3V
2-0	RESERVED	R	0h	Reserved

### 7.6.6 CONFIG2 Register (Offset = 5h) [reset = 0h]

CONFIG2 is shown in [表 7-10](#).

Return to [Summary Table](#).

**表 7-10. CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	SLCRX_HYS	R/W	0h	SLC receiver comparator hysteresis 0h = 1.2V hysteresis 1h = 0.1V hysteresis
4-0	RESERVED	R	0h	Reserved

### 7.6.7 ENABLE1 Register (Offset = 6h) [reset = 0h]

ENABLE1 is shown in [表 7-11](#).

Return to [Summary Table](#).

**表 7-11. ENABLE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	SLCRX_EN	R/W	0h	Control of SLC receiver 0h = disable 1h = enable
4	RESERVED	R	0h	Reserved
3	PAMP_EN	R/W	0h	Photo input amplifier control 0h = amplifier disabled 1h = amplifier enabled
2	PGAIN_EN	R/W	0h	Photo Gain amplifier control 0h = amplifier disabled 1h = amplifier enabled
1	RESERVED	R	0h	Reserved
0	LEDLDO_EN	R/W	0h	LED LDO control 0h = disabled 1h = enabled

**7.6.8 ENABLE2 Register (Offset = 7h) [reset = 0h]**

ENABLE2 is shown in [表 7-12](#).

Return to [Summary Table](#).

**表 7-12. ENABLE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	LEDSEL	R/W	0h	LED input select 0h = LEDENA 1h = LEDENB
6-3	RESERVED	R	0h	Reserved
2	LEDPIN_EN	R/W	0h	LEDEN pin enable 0h = LEDEN pin does not enable LED block 1h = LEDEN pin enables LED block
1	SLCTX_EN	R/W	0h	SLC transmitter enable 0h = SLC transmitter disabled 1h = SLC transmitter enabled
0	RESERVED	R	0h	Reserved

**7.6.9 CONTROL Register (Offset = 8h) [reset = 0h]**

CONTROL is shown in [表 7-13](#).

Return to [Summary Table](#).

**表 7-13. CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	MCU_DIS	R/W	0h	MCU LDO disable 0h = MCU LDO enabled 1h = MCU LDO disabled
4	VCLOW_DIS	R/W	0h	VCLOW brown-out monitor disable 0h = VCLOW monitor is enabled 1h = VCLOW monitor is disabled

**表 7-13. CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MCUERR_DIS	R/W	0h	MCULDO error mode disable 0h = in case of MCULDO error, FAULT mode is entered 1h = disable entering FAULT mode in case of MCULDO error
2	OTS_EN	R/W	0h	Over-temperature shutdown mode disable 0h = disable entering over-temperature FAULT mode. 1h = in case of over-temperature, FAULT mode is entered and OTS_ERR flag is raised.
1	SOFTRESET	R/W	0h	Set registers to the default value 0h = do not reset registers 1h = reset all registers. SOFTRESET is reset. VMCUSET bits and STATUS1 register is unchanged.
0	RESERVED	R	0h	Reserved

#### 7.6.10 GPIO\_AMUX Register (Offset = Bh) [reset = 0h]

GPIO\_AMUX is shown in [表 7-14](#).

Return to [Summary Table](#).

**表 7-14. GPIO\_AMUX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AMUX_BYP	R/W	0h	Analog multiplexer bypass 0h = analog multiplexer buffer is enabled when AMUX_SEL[1:0] != 0h 1h = analog multiplexer buffer is bypassed with a low-resistance switch
6	RESERVED	R	0h	Reserved
5-4	AMUX_SEL	R/W	0h	Analog multiplexer input select 0h = AMUX off 1h = COO 2h = AOUT_PH 3h = PDO
3	RESERVED	R	0h	Reserved
2-0	GPIO_2:0	R/W	0h	Multi-purpose digital input and output 0h = Hi-Z 1h = TI Reserved 2h = output low if no status errors, high if any unmasked errors 3h = TI Reserved 4h = GPIO or LEDENA enables LED A 5h = GPIO or LEDENB enables LED B 6h = TI Reserved 7h = TI Reserved

#### 7.6.11 COSW Register (Offset = Ch) [reset = 0h]

COSW is shown in [表 7-15](#).

Return to [Summary Table](#).

**表 7-15. COSW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	COSWRO	R/W	0h	CO amplifier output resistor (output of amplifier to COO pin) enable 0h = 0 Ohms 1h = 100 kOhms
6	COSWRG	R/W	0h	CO gain resistor (output of amplifier to inverting input of amplifier) enable 0h = Hi-Z 1h = Resistance set by COGAIN register
5	COSWRI	R/W	0h	CO input resistor (inverting input of amplifier to CON pin) enable 0h = 0 Ohms 1h = 1 kOhms
4	COSWREF	R/W	0h	CO reference switch enable 0h = positive input of amplifier connected to COP 1h = positive input of amplifier connected to 1mV to 5mV COREF
3-0	RESERVED	R	0h	Reserved

**7.6.12 CO Register (Offset = Dh) [reset = 0h]**

CO is shown in [表 7-16](#).

Return to [Summary Table](#).

**表 7-16. CO Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	REF0P3_EN	R/W	0h	300mV reference enable 0h = Buffer disabled 1h = Buffer enabled
6-5	COREF	R/W	0h	Reference voltage for CO amplifier 0h = 1.25mV 1h = 2.5mV 2h = 3.75mV 3h = 5mV
4-3	COGAIN	R/W	0h	CO amplifier feedback resistance 0h = 1100 kOhm 1h = 300 kOhm 2h = 500 kOhm 3h = 800 kOhm
2	COTEST_DIR	R/W	0h	CO test output direction 0h = pull-down 1h = pull-up
1	COTEST_EN	R/W	0h	Enable COTEST output on PREF 0h = disabled 1h = enabled
0	COAMP_EN	R/W	0h	CO amplifier control 0h = disabled 1h = enabled

**7.6.13 LEDLDO Register (Offset = Fh) [reset = 0h]**

LEDLDO is shown in [表 7-17](#).

Return to [Summary Table](#).

**表 7-17. LEDLDO Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-1	LEDLDO	R/W	0h	LED LDO settings 0h = 7.5V 1h = 8.0V 2h = 8.5V 3h = 9.0V 4h = 9.5V 5h = 10V 6h = Reserved 7h = Reserved
0	RESERVED	R	0h	Reserved

#### 7.6.14 PH\_CTRL Register (Offset = 10h) [reset = 0h]

PH\_CTRL is shown in [表 7-18](#).

Return to [Summary Table](#).

**表 7-18. PH\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-5	TEMPCOB	R/W	0h	LED B Temperature Coefficient Setting 0h = 0.347 mV/C 1h = 0.416 mV/C 2h = 0.693 mV/C 3h = 1.040 mV/C
4-3	TEMPCOA	R/W	0h	LED A Temperature Coefficient Setting 0h = 0.347 mV/C 1h = 0.416 mV/C 2h = 0.693 mV/C 3h = 1.040 mV/C
2	PREF_SEL	R/W	0h	Photo Reference setting 0h = Photo gain amplifier referenced to 0mV 1h = Photo gain amplifier and PREF pin connected to 50mV internal reference
1-0	PGAIN	R/W	0h	Photo Gain setting 0h = 5 1h = 11 2h = 20 3h = 35

#### 7.6.15 LED\_DAC\_A Register (Offset = 11h) [reset = 0h]

LED\_DAC\_A is shown in [表 7-19](#).

Return to [Summary Table](#).

**表 7-19. LED\_DAC\_A Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PDAC_A	R/W	0h	LED DAC A setting 00h to FFh = 0mV to 300mV

### 7.6.16 LED\_DAC\_B Register (Offset = 12h) [reset = 0h]

LED\_DAC\_B is shown in [表 7-20](#).

Return to [Summary Table](#).

**表 7-20. LED\_DAC\_B Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PDAC_B	R/W	0h	LED DAC B setting 00h to FFh = 0mV to 300mV

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The TPS8804 supports a variety of smoke alarm platforms, including single-wave or dual-wave photoelectric smoke and CO detection.

### 8.2 Typical Application




図 8-1. Dual-Wave Photoelectric Smoke and CO Detector

## 8.2.1 Design Requirements

In this example, a smoke alarm requires the following:

- 100 M $\Omega$  photoamplifier transconductance with sub-nanoamp detection
- 100 mA IR LED current with 1-mA/ $^{\circ}$ C temperature compensation
- 50mA blue LED current with 0.1mA/ $^{\circ}$ C temperature compensation

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Photo Amplifier Component Selection

To meet the 100-M $\Omega$  photoamplifier transconductance requirement, set the gain stage to 35x with PGAIN = 11. Because the application requires sub-nanoamp current detection, reference the photo amplifier to PREF and set PREF\_SEL = 1. This reference offsets the input stage output by 50 mV and offsets the gain stage output by 225 mV. Because the application uses PREF, the gain stage amplification reduces to 32.25x. Divide 100 M $\Omega$  by 32.25x to get 3.1 M $\Omega$ . The gain is distributed across two resistors, therefore use a resistor with a value of approximately 1.55 M $\Omega$ . A 1.5-M $\Omega$  resistor is selected. The achieved transconductance is 96.8 M $\Omega$ . Use 10-pF of compensation capacitance in parallel with the 1.5-M $\Omega$  resistors. Use an oscilloscope with averaging to verify the photo amplifier is quickly settling but not overshooting. If the photo amplifier has overshoot, increase the compensation capacitance. If the photo amplifier is settling slowly, decrease the compensation capacitance.

### 8.2.2.2 LED Driver Component Selection

The LED current depends on the TEMPCO bits, PDAC register and CSA and CSB resistors. Changing any of these values affects the LED current and temperature compensation. The following method selects the TEMPCO, PDAC, and CSA resistor value based on the required LED current and temperature compensation. The 100-mA LED current and 1 mA/ $^{\circ}$ C temperature compensation is used as an example for LED A. Repeat the process for LED B.

1. Determine the room temperature current and temperature compensation required by the application.
  - 100mA and 1mA/ $^{\circ}$ C is required by the design.
2. Calculate the compensation in percentage per degree by dividing the compensation coefficient by the current and multiplying by 100.
  - 1 mA/ $^{\circ}$ C divided by 100 mA is 1%/ $^{\circ}$ C.
3. Use [表 8-1](#) or [表 8-2](#) to select a TEMPCO setting which contains the required compensation. If the required compensation is in two ranges, use the range with a higher TEMPCO setting. If the required temperature coefficient is not in any of the ranges, choose the TEMPCO and PDAC setting closest to the required temperature coefficient, then go to step 5.
  - 1%/ $^{\circ}$ C is between the minimum and maximum for TEMPCO = 11.
4. Calculate the target CSA voltage. Divide the driver temperature coefficient [mV/ $^{\circ}$ C] by the desired temperature coefficient [%/ $^{\circ}$ C] and multiply by 100.
  - 1.040 mV/ $^{\circ}$ C divided by 1 %/ $^{\circ}$ C is 104 mV.
5. Calculate the CSA resistor by dividing the target CSA voltage by the required current and subtracting 0.1  $\Omega$  for internal resistance.
  - 104 mV divided by 100 mA is 1.04  $\Omega$ . Subtract 0.1  $\Omega$  to get 0.94  $\Omega$ .
6. Select the closest available resistor and calculate the final CSA voltage by multiplying the required current by the total resistance (external and internal).
  - Use a 0.92  $\Omega$  resistor. Multiply 100 mA and 1.02  $\Omega$  to get 102mV CSA voltage.
7. Calculate the PDAC value by subtracting the final CSA voltage by the specified CSA voltage at PDAC = 0x00 and dividing the result by 1.176 mV (the DAC LSB, equal to 300 mV divided by 255).
  - 102 mV minus 79 mV is 23 mV, divided by 1.176 mV is 20. Write 0x14 to the PDAC register.
8. Calibrate the PDAC value. If using the LED A driver, read the CSA\_BIN register bits and add 0x11 if CSA\_BIN=00b, add 0x06 if CSA\_BIN=01b, subtract 0x06 if CSA\_BIN=10b, or subtract 0x11 if CSA\_BIN=11b. The CSA\_BIN value varies from unit to unit and must be read on each unit calibrated using this method. Alternatively, measure the CSA or CSB voltage using the MCU ADC and adjust PDAC accordingly.
  - The microcontroller reads that a unit has CSA\_BIN=01b. 0x20 is written to PDAC\_A.



**表 8-1. Temperature Coefficients for Each TEMPCOA and DAC\_A Setting**

Register Setting	CSA Voltage [mV], T = 27°C	Temperature Coefficient [mV/°C]	Temperature Coefficient [%/°C]	Coefficient Information
TEMPCOA[1:0] = 11, PDAC_A = 0x00	79	1.040	1.316%	Max for TEMPCO = 11b
TEMPCOA[1:0] = 11, PDAC_A = 0xFF	376	1.040	0.277%	Min for TEMPCO = 11b
TEMPCOA[1:0] = 10, PDAC_A = 0x00	188	0.693	0.369%	Max for TEMPCO = 10b
TEMPCOA[1:0] = 10, PDAC_A = 0xFF	484	0.693	0.143%	Min for TEMPCO = 10b
TEMPCOA[1:0] = 01, PDAC_A = 0x00	277	0.416	0.150%	Max for TEMPCO = 01b
TEMPCOA[1:0] = 01, PDAC_A = 0xFF	572	0.416	0.073%	Min for TEMPCO = 01b
TEMPCOA[1:0] = 00, PDAC_A = 0x00	299	0.347	0.116%	Max for TEMPCO = 00b
TEMPCOA[1:0] = 00, PDAC_A = 0xFF	593	0.347	0.059%	Min for TEMPCO = 00b

**表 8-2. Temperature Coefficients for Each TEMPCOB and DAC\_B Setting**

Register Setting	CSB Voltage [mV], T = 27°C	Temperature Coefficient [mV/°C]	Temperature Coefficient [%/°C]	Coefficient Information
TEMPCOB[1:0] = 11, PDAC_B = 0x00	81	1.040	1.284%	Max for TEMPCO = 11b
TEMPCOB[1:0] = 11, PDAC_B = 0xFF	379	1.040	0.272%	Min for TEMPCO = 11b
TEMPCOB[1:0] = 10, PDAC_B = 0x00	189	0.693	0.369%	Max for TEMPCO = 10b
TEMPCOB[1:0] = 10, PDAC_B = 0xFF	486	0.693	0.143%	Min for TEMPCO = 10b
TEMPCOB[1:0] = 01, PDAC_B = 0x00	277	0.416	0.150%	Max for TEMPCO = 01b
TEMPCOB[1:0] = 01, PDAC_B = 0xFF	572	0.416	0.073%	Min for TEMPCO = 01b
TEMPCOB[1:0] = 00, PDAC_B = 0x00	299	0.347	0.116%	Max for TEMPCO = 00b
TEMPCOB[1:0] = 00, PDAC_B = 0xFF	594	0.347	0.059%	Min for TEMPCO = 00b

Use the same procedure for the blue LED, requiring 50 mA and 0.1 mA/°C, to calculate TEMPCOB = 10, RCSB = 6.8 Ω, VCSB = 345 mV, PDAC\_B = 0x85 (before calibration).

The two drivers are identical, except for the CSA\_BIN code to improve the accuracy of the LED\_A driver for IR LEDs. Connect the IR LED to the LED A driver and the blue LED to the LED B driver in multi-wave systems.

### 8.2.2.3 LED Voltage Supply Selection

Each of the LED anodes must have enough voltage to forward bias the LED, regulate the CSA and CSB voltage, and exceed the driver dropout voltage requirement from DINA to CSA and DINB to CSB. A typical IR LED at 100 mA has 1.5-V forward voltage. The LED driver dropout voltage at 100 mA is 300 mV. With the CSA voltage set to 100 mV, the dropout voltage of 300 mV, and forward voltage of 1.5 V, at least 1.9 V must be applied to the IR LED anode for current regulation. Connect the IR LED anode to LEDLDO and set LEDLDO\_EN = 1 to charge the IR LED anode capacitor.

A typical blue LED at 50 mA has 4 V forward voltage. For the blue LED, the CSB voltage is 340 mV, the dropout voltage is 300 mV, and the forward voltage is 4 V. Supply over 4.64 V to the anode for the duration of the LED


pulse. With a 47  $\mu\text{F}$  capacitor derated to 30  $\mu\text{F}$ , 100  $\mu\text{s}$  LED pulse, the anode voltage drops by 170 mV. Thus, the capacitor must be charged to 4.81 V. If the VCC voltage is between 5 V and 6 V, connect the blue LED anode to VCC through a 1-k $\Omega$  resistor. If VCC is between 6 V and 15 V, connect the blue LED anode to LEDLDO and set LEDLDO\_EN = 1 to charge the blue LED anode capacitor. The LED LDO has a diode voltage drop between the VSLC voltage and LEDLDO voltage. The LEDLDO prevents the DINA pin from exceeding its recommended operating limit of 11.5 V.

### 8.2.2.4 Regulator Component Selection


To stabilize the output voltage on each regulator, install 1- $\mu\text{F}$  capacitors on VINT, VMCU, and PLDO. Connect the MCUSEL pin to GND to set the MCU LDO voltage to 1.8V. The MCU LDO can be set to other voltages by changing the MCUSEL pin connection. Connect the MCUSEL pin to GND through a 1 nF capacitor to set the MCU LDO voltage to 3.3 V. Connect MCUSEL to VINT to set the MCU LDO to 2.5 V. Connect MCUSEL to GND with a 620- $\Omega$  resistor to set the MCU LDO to 1.5 V.

### 8.2.3 Application Curves


All curves use the schematics shown in [8-1](#). The photo amplifier curves do not have the 470 k $\Omega$  PREF resistor installed.



**8-2. LED Driver and Photo Amplifier Waveforms**



**8-3. LED Driver and Photo Amplifier Waveforms with 128 Averages**



**8-4. Carbon Monoxide Amplifier Waveforms with Calibration Gas**

## 9 Power Supply Recommendations

A 4.5-V to 15-V power supply is recommended on VCC and VS<sub>LC</sub>. If a blue LED is used with the LED driver, higher voltage may be required. Ensure the power supply can tolerate transient currents caused by the LED driver. A supply capable of 5 mA average current is generally sufficient. Ensure the power supply's rise time is less than 100 ms.

## 10 Layout

### 10.1 Layout Guidelines

These blocks require careful layout placement:

- Photo amplifier
- CO amplifier
- Ground plane and traces

#### 10.1.1 Photo Amplifier Layout

The photo amplifier is a very sensitive analog block in the TPS8804 device. Minimal trace lengths must be used to connect the photodiode and relevant external components to PDP, PDN, PDO, PREF and AGND. It is recommended to shield the PDP, PDN, PDO, and PREF traces with the AGND plane.


#### 10.1.2 CO Amplifier Layout

Similar to the photo amplifier, the CO amplifier is very sensitive to noise. Connect the CO electrochemical sensor close to the TPS8804 device and shield the COP, CON, and COO traces with the AGND plane.


#### 10.1.3 Ground Plane Layout

Connect AGND and DGND to the ground plane. Ensure there is a short path from AGND to DGND. Route PGND and its associated blocks (LED driver, SLC transmitter) separately from the ground plane. Connect PGND to AGND at a single point near the IC.

### 10.2 Layout Example



✎ 10-1. Photo Amplifier Layout



10-2. CO Amplifier Layout




图 10-3. Ground Layout

## 11 Device and Documentation Support

### 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.2 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS8804DCPR</a>	Active	Production	HTSSOP (DCP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS8804DCP
TPS8804DCPR.A	Active	Production	HTSSOP (DCP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS8804DCP

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS8804DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
TPS8804DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS8804DCPR	HTSSOP	DCP	38	2000	353.0	353.0	32.0
TPS8804DCPR	HTSSOP	DCP	38	2000	367.0	367.0	38.0

## GENERIC PACKAGE VIEW


**DCP 38**

**PowerPAD TSSOP - 1.2 mm max height**



4.4 x 9.7, 0.5 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224560/B



4218816/A 10/2018

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4218816/A 10/2018

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.24 X 5.25
0.125	2.90 X 4.70 (SHOWN)
0.15	2.65 X 4.29
0.175	2.45 X 3.97

4218816/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated