


TPS7H60x3-SP 放射線耐性保証、1.3A、2.5A、 ハーフブリッジ GaN FET ゲートドライバ

1 特長

- 耐放射線特性:
 - 吸収線量 (TID) 100krad(Si) までの放射線耐性保証 (RHA)
 - シングル イベント ラッチアップ (SEL)、シングル イベント バーンアウト (SEB)、シングル イベント ゲート ラプチャー (SEGR) の最大線エネルギー付与 (LET) に対する耐性 = $75\text{MeV}\cdot\text{cm}^2/\text{mg}$
 - LET = $75\text{MeV}\cdot\text{cm}^2/\text{mg}$ まで、SET (シングル イベント 過渡) および SEFI (シングル イベント 機能 割り込み) 特性を評価済み
- ピーク ソース電流 1.3A、ピーク シンク電流 2.5A
- 2 つの動作モード:
 - デッドタイムを調整可能な 1 つの PWM 入力
 - 2 つの独立した入力
- 独立入力モードで選択可能な入力インターロック保護
- 分割出力は、ターンオン時間とターンオフ時間を調整可能
- 独立入力モードでの伝搬遅延 30ns (標準値)
- 遅延マッチング: 5.5ns (標準値)

2 アプリケーション

- 人工衛星の電源
- 通信ペイロード
- コマンドとデータの処理
- 光学画像処理ペイロード
- 衛星用電源システム (EPS)



アプリケーション概略図

3 概要

TPS7H60x3-SP シリーズの放射線耐性保証 (RHA) 窒化ガリウム (GaN) 電界効果トランジスタ (FET) ゲートドライバは、高周波数で高効率のアプリケーション向けに設計されています。このシリーズは、TPS7H6003-SP (200V 定格)、TPS7H6013-SP (60V 定格)、TPS7H6023-SP (22V 定格) で構成されています。本ドライバは調整可能なデッド タイム機能、30ns の小さい伝搬遅延、5.5ns のハイサイド / ローサイド マッチングを特長としています。また、これらの部品はハイサイド / ローサイド LDO を内蔵しており、電源電圧にかかわらず 5V の駆動電圧を保証します。TPS7H60x3-SP ドライバには分割ゲート出力があり、出力のターンオンとターンオフの強度を別々に調整可能な柔軟性があります。

TPS7H60x3-SP ドライバには、独立入力モード (IIM) と PWM モードの 2 つの制御入力モードがあります。IIM では、各出力が専用の入力によって制御されます。PWM モードでは、単一の入力から 2 つの補完的な出力信号が生成され、ユーザーは各エッジについてデッド タイムを調整できます。

また、ゲートドライバは、独立入力モードでユーザーが構成可能な入力インターロックを提供し、アンチシュートスルー保護を実現します。入力インターロックにより、両方の入力が同時にオンになると、両方の出力をオンにすることはできません。ユーザーは独立入力モードでこの保護をイネーブルまたはディセーブルにするオプションを利用できるため、ドライバをさまざまなコンバータ構成で使用できます。このドライバは、ハーフブリッジとデュアル ローサイドの両方のコンバータ アプリケーションでも使用できます。

製品情報

部品番号 (1)	グレード	本体サイズ (2)
5962R2220101VXC	QMLV-RHA	48 ピン、セラミック 8.48mm × 16.74mm 質量 = 2.212g ⁽³⁾
5962R2220102VXC		
5962R2220103VXC		
TPS7H6003HBX/EM	エンジニアリング サンプル	
TPS7H6013HBX/EM		
TPS7H6023HBX/EM		

- 詳細は、[デバイス オプション表](#)をご覧ください。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。
- 質量は公称値です。



Table of Contents

1 特長	1	8.3 Feature Description.....	23
2 アプリケーション	1	8.4 Device Functional Modes.....	31
3 概要	1	9 Application and Implementation	32
4 Device Comparison Table	3	9.1 Application Information.....	32
5 Device Options Table	4	9.2 Typical Application.....	33
6 Pin Configuration and Functions	5	9.3 Power Supply Recommendations.....	38
7 Specifications	8	9.4 Layout.....	38
7.1 Absolute Maximum Ratings.....	8	10 Device and Documentation Support	40
7.2 ESD Ratings.....	8	10.1 Documentation Support.....	40
7.3 Recommended Operating Conditions.....	9	10.2 ドキュメントの更新通知を受け取る方法.....	40
7.4 Thermal Information.....	9	10.3 サポート・リソース.....	40
7.5 Electrical Characteristics.....	10	10.4 Trademarks.....	40
7.6 Switching Characteristics.....	12	10.5 静電気放電に関する注意事項.....	40
7.7 Quality Conformance Inspection.....	13	10.6 用語集.....	40
7.8 Typical Characteristics.....	14	11 Revision History	40
8 Detailed Description	22	12 Mechanical, Packaging, and Orderable Information	41
8.1 Overview.....	22		
8.2 Functional Block Diagram.....	22		

4 Device Comparison Table

DEVICE	ABSOLUTE MAXIMUM VOLTAGE ⁽¹⁾	RECOMMENDED OPERATING VOLTAGE ⁽¹⁾
TPS7H6003-SP	200 V	150 V
TPS7H6013-SP	60 V	45 V
TPS7H6023-SP	22 V	14 V


(1) This represents the "SW to GND" voltage rating of the devices as shown in the [Specifications](#) section.

5 Device Options Table

GENERIC PART NUMBER	RADIATION RATING ⁽¹⁾	GRADE ⁽²⁾	PACKAGE	ORDERABLE PART NUMBER
TPS7H6003-SP	TID characterization up to 100 krad(Si) and DSEE free up to LET = 75 MeV-cm ² /mg	QMLV-RHA	48-pin ceramic flatpack (CFP) HBX	5962R2220101VXC
	None	Engineering sample ⁽³⁾		TPS7H6003HBX/EM
TPS7H6013-SP	TID characterization up to 100 krad(Si) and DSEE free up to LET = 75 MeV-cm ² /mg	QMLV-RHA		5962R2220102VXC
	None	Engineering sample ⁽³⁾		TPS7H6013HBX/EM
TPS7H6023-SP	TID characterization up to 100 krad(Si) and DSEE free up to LET = 75 MeV-cm ² /mg	QMLV-RHA		5962R2220103VXC
	None	Engineering sample ⁽³⁾		TPS7H6023HBX/EM
SN0048HBX	N/A	Mechanical "dummy" package (no die)		SN0048HBX

- (1) TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID and SEE radiation reports for the device.
- (2) For additional information about part grade, view [SLYB235](#).
- (3) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (such as no burn-in and only 25°C testing). These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance over temperature or operating life.

6 Pin Configuration and Functions



**図 6-1. HBX Package
48-Pin CFP
(Top View)**

表 6-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NUMBER	NAME		
4–5	BOOT	I	Input voltage supply of the high-side linear regulator. The external bootstrap capacitor is placed between BOOT and ASW. The cathode of the external bootstrap diode is connected to this pin. A Zener diode clamp may be needed between BOOT and ASW in order to not exceed the absolute maximum electrical rating.

表 6-1. Pin Functions (続き)

PIN		I/O ⁽¹⁾	DESCRIPTION
NUMBER	NAME		
6, 9–12	ASW	—	High-side driver signal return. ASW(6) is internally connected to PSW and the high-side thermal pad. Connect ASW(9-12) to ASW externally.
13–14	BST	O	For bootstrap charging that utilizes the internal bootstrap switch, this pin serves as the bootstrap diode anode connection point. The external high-side bootstrap capacitor can be charged through this pin using the input voltage applied to VIN, internal bootstrap switch, and external bootstrap diode(s).
15	BP7L	O	Low-side 7-V linear regulator output. A minimum of 1- μ F capacitance is required from BP7L to AGND.
16–17	VIN	I	Gate driver input voltage supply. Input voltage range is from 10 V to 14 V. This pin serves as the input to the low-side linear regulators and the internal bootstrap switch. For bootstrap charging directly from the input voltage, VIN also serves as the bootstrap diode anode connection point.
18, 24	AGND	—	Low-side driver signal return. AGND(24) is internally connected to PGND and the low-side thermal pad. Connect AGND(18) to AGND externally.
19	DHL	I	High-side to low-side dead time set. In PWM mode, a resistor from DHL to AGND sets the dead time between the high-side turn-off and low-side turn-on. In independent input mode (IIM), DHL is used to configure the input interlock protection of the driver. DHL is connected to BP5L in IIM with interlock enabled. A resistor valued between 100 k Ω and 220 k Ω is connected from DHL to AGND for IIM with interlock disabled.
20	DLH	I	Low-side to high-side dead time set. In PWM mode, a resistor from DLH to AGND sets the dead time between the low-side turn-off and high-side turn-on. In independent input mode (IIM), DLH is used to configure the input interlock protection of the driver. A resistor valued between 100 k Ω and 220 k Ω is connected from DLH to AGND for IIM with interlock enabled. DLH is connected to BP5L in IIM with interlock disabled.
21	PGOOD	O	Power good pin. Asserts low when any of the low-side internal linear regulators or VIN goes into undervoltage lockout. Requires a 10-k Ω pull-up resistor to BP5L.
22	EN_HI	I	Enable input or high-side driver control input. In PWM mode this is used as an enable pin. In independent input mode (IIM) this serves as the control input for the high-side driver.
23	PWM_LI	I	PWM input or low-side driver control input. In PWM mode this is used as the PWM input to the gate driver. In independent input mode (IIM) this serves as the control input for the low-side driver.
25–27	PGND	—	Low-side power ground. Connect to the source of the low-side GaN FET. Internally connected to AGND and low-side thermal pad. Connect to AGND at printed circuit board level.
28–30	BP5L	O	Low-side 5-V linear regulator output. A minimum of 1- μ F capacitance is required from BP5L to PGND.
31–33	LOH	O	Low-side driver source current output. Connect to the gate of low-side GaN FET with short, low inductance path. A resistor between LOH and the gate of the GaN FET can be used to adjust the turn-on speed.
34–36	LOL	O	Low-side driver sink current output. Connect to the gate of the low-side GaN FET with short, low inductance path. A resistor between LOL and the gate of the GaN FET can be used to adjust the turn-off speed.
37–39	PSW	—	Switch node connection. Connect to the source of the high-side GaN FET. Internally connected to ASW and high-side thermal pad. Connect to ASW at printed circuit board level.
40–42	BP5H	O	High-side 5-V linear regulator output. A minimum of 1- μ F capacitance is required from BP5H to PSW.
43–45	HOH	O	High-side driver source current output. Connect to the gate of the high-side GaN FET with short, low inductance path. A resistor between HOH and the gate of the GaN FET can be used to adjust the turn-on speed.
46–48	HOL	O	High-side driver sink current output. Connect to the gate of the high-side GaN FET with short, low inductance path. A resistor between HOL and the gate of the GaN FET can be used to adjust the turn-off speed.

表 6-1. Pin Functions (続き)

PIN		I/O ⁽¹⁾	DESCRIPTION
NUMBER	NAME		
1–3, 7–8	NC	—	No connect. These pins are not connected internally. They can be left unconnected or connected to the high-side reference voltage (ASW) in order to avoid floating metal and prevent charge buildup.
—	PSW PAD	—	High-side thermal pad. Internally connected to ASW(6) and PSW. Connect to SW pins.
—	PGND PAD	—	Low-side thermal pad. Internally connected to AGND(18) and PGND. Connect to GND pins.

(1) I = Input, O = Output, I/O = Input or Output, — = Other

7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VIN to AGND	−0.3	16	V
BP7L to AGND	−0.3	8	V
BP5L to AGND	−0.3	7	V
BP5H to SW	−0.3	7	V
BOOT to SW	−0.3	$V_{SW} + 16$	V
EN_HI	−0.3	16	V
PWM_LI	−0.3	16	V
DHL, DLH	−0.3	$V_{BP5L} + 0.3$	V
LOH, LOL	−0.3	$V_{BP5L} + 0.3$	V
HOH, HOL	$V_{SW} - 0.3$	$V_{BP5H} + 0.3$	V
PGOOD	−0.3	$V_{BP5L} + 0.3$	V
SW to AGND (TPS7H6003-SP)	−10	200	V
SW to AGND (TPS7H6013-SP)	−10	60	V
SW to AGND (TPS7H6023-SP)	−10	22	V
BOOT to AGND (TPS7H6003-SP)	0	216	V
BOOT to AGND (TPS7H6013-SP)	0	76	V
BOOT to AGND (TPS7H6023-SP)	0	38	V
BST to AGND	−0.3	16	V
BST current (3-μs transient pulse, non-repetitive)		4	A
Junction temperature, T_J	−55	150	°C
Storage temperature, T_{stg}	−65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
$V_{(ESD)}$ Electrostatic discharge Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
VIN to AGND	10		14	V
EN_HI	0		14	V
PWM_LI	0		14	V
BOOT to SW	$V_{SW} + 8$		$V_{SW} + 14$	V
SW (TPS7H6003-SP)	–10		150	V
SW (TPS7H6013-SP)	–10		45	V
SW (TPS7H6023-SP)	–10		14	V
SW slew rate			100	V/ns
VIN slew rate			0.03	V/μs
PWM_LI, EN_HI slew rate	2			V/μs
Operating junction temperature	–55		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7H60x3-SP	UNIT
		CFP	
		48 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	22.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	7.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.5	°C/W
Ψ _{θJT}	Junction-to-top characterization parameter	3.7	°C/W
Ψ _{θJB}	Junction-to-board characterization parameter	8.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Specifications are over ambient temperature operating range $T_A = -55^{\circ}\text{C}$ to 125°C , $V_{IN} = 10\text{ V}$ to 14 V , $V_{BP5L} = V_{BP5H} = 5\text{ V}$, and no load on LOH, LOL, HOH, and HOL (unless otherwise noted).

PARAMETER		TEST CONDITIONS		SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT	
SUPPLY CURRENTS									
I _{QLS}	Low-side quiescent current	VIN = 12 V, BOOT = 10 V	MODE = PWM, EN = 0 V	1, 2, 3		5	6.8	mA	
			MODE = IIM, LI = HI = 0 V	1, 2, 3		5	8		
I _{QHS}	High-side quiescent current	VIN = 12 V, BOOT = 10 V	MODE = PWM, EN = 0 V	1, 2, 3		4	6.3	mA	
			MODE = IIM, LI = HI = 0 V	1, 2, 3		4	6.3		
I _{QBG}	BOOT to AGND quiescent current (TPS7H6003-SP)	SW = 100 V, BOOT = 110 V				20		μA	
I _{QBG}	BOOT to AGND quiescent current (TPS7H6013-SP)	SW = 28 V, BOOT = 38 V				15		μA	
I _{QBG}	BOOT to AGND quiescent current (TPS7H6023-SP)	SW = 12 V, BOOT = 22 V				10		μA	
I _{OP_BG}	BOOT to AGND operating current (TPS7H6003-SP)	SW = 100 V, BOOT = 110 V				20		μA	
I _{OP_BG}	BOOT to AGND operating current (TPS7H6013-SP)	SW = 28 V, BOOT = 38 V				15		μA	
I _{OP_BG}	BOOT to AGND operating current (TPS7H6023-SP)	SW = 12 V, BOOT = 22 V				10		μA	
I _{OP_LS}	Low-side operating current	MODE = PWM, no load for LOL and LOH	f = 500 kHz	1, 2, 3		6	9	mA	
			f = 1 MHz	1, 2, 3		8	11		
			f = 2 MHz	1, 2, 3		12	16		
			f = 5 MHz	1, 2, 3		20	30		
		MODE = IIM, no load for LOL and LOH	f = 500 kHz	1, 2, 3		6	9		
			f = 1 MHz	1, 2, 3		8	12		
			f = 2 MHz	1, 2, 3		11	17		
			f = 5 MHz	1, 2, 3		20	30		
I _{OP_HS}	High-side operating current	MODE = PWM, no load for HOL and HOH	f = 500 kHz	1, 2, 3		5	6.5	mA	
			f = 1 MHz	1, 2, 3		5.3	8		
			f = 2 MHz	1, 2, 3		7	10.5		
			f = 5 MHz	1, 2, 3		13	17.5		
		MODE = IIM, no load for HOL and HOH	f = 500 kHz	1, 2, 3		4.5	6.5		
			f = 1 MHz	1, 2, 3		5.3	8		
			f = 2 MHz	1, 2, 3		7	10.5		
			f = 5 MHz	1, 2, 3		11.7	15		
LOW-SIDE TO HIGH-SIDE CAPACITANCE									
	Low-side to high-side capacitance	Low-side pins shorted together and high-side pins shorted together				6		pF	
GATE DRIVER									
V _{OL}	Low-level output voltage	I _{OL} = 100 mA		1, 2, 3		0.07	0.15	V	
BP5x – V _{OH}	High-level output voltage	I _{OH} = 100 mA		1, 2, 3		0.13	0.3	V	
I _{OH}	Peak source current	HOH, LOH = 0 V, BP5x = 5 V		1, 2, 3		0.7	1.3	2.3	A
I _{OL}	Peak sink current	HOL, LOL = 5 V, BP5x = 5 V		1, 2, 3		1.6	2.5	4.6	A

7.5 Electrical Characteristics (続き)

Specifications are over ambient temperature operating range $T_A = -55^{\circ}\text{C}$ to 125°C , $V_{IN} = 10\text{ V}$ to 14 V , $V_{BP5L} = V_{BP5H} = 5\text{ V}$, and no load on LOH, LOL, HOH, and HOL (unless otherwise noted).

PARAMETER		TEST CONDITIONS	SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT	
INTERNAL REGULATORS								
V _{BP5L}	Low-side 5-V regulator output voltage	C _{BP5L} = 1 μF	1, 2, 3	4.75	5.0	5.175	V	
	Required BP5L output capacitor ⁽²⁾		1, 2, 3	1			μF	
V _{BP5H}	High-side 5-V regulator output voltage	C _{BP5H} = 1 μF	1, 2, 3	4.75	5.0	5.175	V	
	Required BP5H output capacitor ⁽²⁾			1			μF	
V _{BP7L}	7-V regulator output voltage		1, 2, 3	6.65	7	7.35	V	
	Required BP7L output capacitor ⁽²⁾			1			μF	
UNDERVOLTAGE PROTECTION								
BP5H _R	BP5H UVLO rising threshold	C _{BP5H} = 1 μF	1, 2, 3	4.0	4.25	4.5	V	
BP5H _F	BP5H UVLO falling threshold	C _{BP5H} = 1 μF	1, 2, 3	3.8	4.05	4.3		
BP5H _H	BP5H UVLO hysteresis	C _{BP5H} = 1 μF			0.2			
BP5L _R	BP5L UVLO rising threshold	C _{BP5L} = 1 μF	1, 2, 3	4.0	4.25	4.5	V	
BP5L _F	BP5L UVLO falling threshold	C _{BP5L} = 1 μF	1, 2, 3	3.8	4.05	4.3		
BP5L _H	BP5L UVLO hysteresis	C _{BP5L} = 1 μF			0.2			
BP7L _R	BP7L UVLO rising threshold	C _{BP7L} = 1 μF	1, 2, 3	6.2	6.5	6.8	V	
BP7L _F	BP7L UVLO falling threshold	C _{BP7L} = 1 μF	1, 2, 3	5.9	6.2	6.5		
BP7L _H	BP7L UVLO hysteresis	C _{BP7L} = 1 μF			0.3			
V _{IN_R}	V _{IN} UVLO rising threshold		1, 2, 3	8.0	8.6	9.0	V	
V _{IN_F}	V _{IN} UVLO falling threshold		1, 2, 3	7.5	8.1	8.5		
V _{IN_H}	V _{IN} UVLO hysteresis				0.53			
BOOT _R	BOOT UVLO rising threshold		1, 2, 3	6.6	7.1	7.4	V	
BOOT _F	BOOT UVLO falling threshold		1, 2, 3	6.2	6.65	7		
BOOT _H	BOOT UVLO hysteresis				0.45			
INPUT PINS								
V _{IR}	Input rising edge threshold		1, 2, 3	1.80		2.65	V	
V _{IF}	Input falling edge threshold		1, 2, 3	1.15		1.85	V	
V _{IHYS}	Input hysteresis				0.8		V	
R _{PD}	Input pull-down resistance	V = 2.15 V applied at input (EN_HI or PWM_LI)	1, 2, 3	100		400	kΩ	
PROGRAMMMBLE DEAD TIME								
T _{DLH}	LO off to HO on dead time	MODE = PWM, LO falling to HO rising (90% to 10%), f ≤ 2 MHz	RLH = 3.32 kΩ	9, 10 , 11	0	4.5	10	ns
			RLH = 11.8 kΩ	9, 10 , 11	8	12	15.5	
			RLH = 21 kΩ	9, 10 , 11	15.5	21	24	
			RLH = 52.3 kΩ	9, 10 , 11	36	50	59	
			RLH = 105 kΩ	9, 10 , 11	74	97	113.5	
T _{DHL}	HO off to LO on dead time	MODE = PWM, HO falling to LO rising (90% to 10%), f ≤ 2 MHz	RHL = 7.87 kΩ	9, 10 , 11	0	5	10	ns
			RHL = 13.3 kΩ	9, 10 , 11	6	10.5	15	
			RHL = 23.7 kΩ	9, 10 , 11	16	21	24.5	
			RHL = 57.6 kΩ	9, 10 , 11	44	53	61	
			RHL = 113 kΩ	9, 10 , 11	86	105	125	
BOOTSTRAP DIODE SWITCH								
R _{BST_SW}	Bootstrap diode switch resistance	I _{BST_SW} = 100 mA	1, 2, 3		0.43		Ω	
	Bootstrap diode switch parallel resistance	I _{BST_RP} = 1 mA	1, 2, 3	0.8	1	1.2	kΩ	

7.5 Electrical Characteristics (続き)

Specifications are over ambient temperature operating range $T_A = -55^{\circ}\text{C}$ to 125°C , $V_{IN} = 10\text{ V}$ to 14 V , $V_{BP5L} = V_{BP5H} = 5\text{ V}$, and no load on LOH, LOL, HOH, and HOL (unless otherwise noted).

PARAMETER	TEST CONDITIONS	SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER GOOD						
Logic-low output	$I_{FLT} = 1\text{ mA}$	1, 2, 3			0.4	V
PGOOD internal resistance	$BP5L = 5\text{ V}$, $BP7L = 7\text{ V}$, $V_{IN} = 12\text{ V}$	1, 2, 3	0.7	1	1.9	MΩ
Minimum BP5L voltage for valid PGOOD output		1, 2, 3		2	2.45	V

(1) Subgroups are applicable for QML parts. For subgroup definitions, see [Quality Conformance Inspection](#).

(2) Specified by design; not tested in production.

7.6 Switching Characteristics

Specifications are over ambient temperature operating range $T_A = -55^{\circ}\text{C}$ to 125°C , $V_{IN} = 10\text{ V}$ to 14 V , $V_{BP5L} = V_{BP5H} = 5\text{ V}$, and no load on LOH, LOL, HOH, and HOL (unless otherwise noted).

PARAMETER		TEST CONDITIONS		SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT
t _{LPHL}	LO turnoff propagation delay	MODE = PWM	PWM rising to LOL falling	9, 10, 11		30	48	ns
		MODE = IIM	LI falling to LOL falling	9, 10, 11		27	38	
t _{LPLH}	LO turnon propagation delay	MODE = IIM	LI rising to LOH rising	9, 10, 11		24	38	ns
t _{HPHL}	HO turnoff propagation delay	MODE = PWM	PWM falling to HOL falling	9, 10, 11		35	50	ns
		MODE = IIM	HI falling to HOL falling	9, 10, 11		30	40	
t _{HPLH}	HO turnon propagation delay	MODE = IIM	HI rising to HOH rising	9, 10, 11		26	40	ns
t _{MON}	Delay matching LO on and HO off ⁽³⁾	MODE = IIM		9, 10, 11		5.5	12	ns
t _{MOFF}	Delay matching LO off and HO on ⁽³⁾	MODE = IIM		9, 10, 11		1.5	4	ns
t _{HRC}	HO rise time	C _L = 1000 pF	10% to 90%	9, 10, 11		3.5	7.5	ns
t _{LRC}	LO rise time			9, 10, 11		3	7.5	
t _{HFC}	HO fall time		90% to 10%	9, 10, 11		4	5.5	
t _{LFC}	LO fall time			9, 10, 11		3	5.5	
t _{PW_IIM}	Minimum input pulse width (turn-on)	MODE = IIM		9, 10, 11		5	8	ns
t _{PW_IIM_OFF}	Minimum input pulse width (turn-off)	MODE = IIM		9, 10, 11		8	12	ns
t _{PW_PWM}	Minimum required input pulse width for targeted dead time ⁽²⁾	MODE = PWM, RLH = 11.8 kΩ, RHL = 13.3 kΩ, DT reduction ≤ 2 ns				22		ns
t _{PW_PWM}	Minimum required input pulse width for targeted dead time ⁽²⁾	MODE = PWM, RLH = 21 kΩ, RHL = 23.7 kΩ, DT reduction ≤ 3 ns				30		ns

(1) Subgroups are applicable for QML parts. For subgroup definitions, see the Quality Conformance Inspection table.

(2) Specified by design; not tested in production.

(3) Specification limits for this parameter are represented as an absolute value.

7.7 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

SUBGROUP	DESCRIPTION	TEMP (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	–55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	–55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	–55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	–55

7.8 Typical Characteristics




Figure 7-1. BP5L Output Voltage vs VIN Voltage




Figure 7-2. BP5H Output Voltage vs BOOT Voltage




Figure 7-3. LO Turnoff Propagation Delay vs VIN Voltage (PWM)




Figure 7-4. LO Turnoff Propagation Delay vs VIN Voltage (IIM)




Figure 7-5. LO Turnon Propagation Delay vs VIN Voltage (IIM)




Figure 7-6. HO Turnoff Propagation Delay vs VIN Voltage (PWM)

7.8 Typical Characteristics (continued)




Figure 7-7. HO Turnoff Propagation Delay vs VIN Voltage (IIM)




Figure 7-8. HO Turnon Propagation Delay vs VIN Voltage (IIM)




Figure 7-9. Peak Source Current vs VIN Voltage




Figure 7-10. Peak Sink Current vs VIN Voltage




Figure 7-11. Peak Source Current vs Output Voltage




Figure 7-12. Peak Sink Current vs Output Voltage

7.8 Typical Characteristics (continued)




Figure 7-13. LO Output Rise Time vs VIN Voltage




Figure 7-14. HO Output Rise Time vs BOOT Voltage




Figure 7-15. BP7L Output Voltage vs VIN Voltage




Figure 7-16. Input Rising Edge Threshold vs VIN Voltage




Figure 7-17. Input Falling Edge Threshold vs VIN Voltage




Figure 7-18. LO on and HO off Delay Matching vs VIN Voltage

7.8 Typical Characteristics (continued)




Figure 7-19. LO off and HO on Delay Matching vs VIN Voltage




Figure 7-20. BP5L UVLO Rising Threshold vs VIN Voltage




Figure 7-21. BP5L UVLO Falling Threshold vs VIN Voltage




Figure 7-22. BP5H UVLO Rising Threshold vs BOOT Voltage




Figure 7-23. BP5H UVLO Falling Threshold vs BOOT Voltage




Figure 7-24. BP7L UVLO Rising Threshold vs VIN Voltage

7.8 Typical Characteristics (continued)




Figure 7-25. BP7L UVLO Falling Threshold vs VIN Voltage




Figure 7-26. VIN UVLO Rising Threshold vs Temperature




Figure 7-27. VIN UVLO Falling Threshold vs Temperature




Figure 7-28. BOOT UVLO Rising Threshold vs Temperature




Figure 7-29. BOOT UVLO Falling Threshold vs Temperature




Figure 7-30. LO off to HO on Dead Time vs VIN Voltage

7.8 Typical Characteristics (continued)




図 7-31. LO off to HO on Dead Time vs VIN Voltage




図 7-32. LO off to HO on Dead Time vs VIN Voltage




図 7-33. LO off to HO on Dead Time vs VIN Voltage




図 7-34. LO off to HO on Dead Time vs VIN Voltage




図 7-35. HO off to LO on Dead Time vs VIN Voltage




図 7-36. HO off to LO on Dead Time vs VIN Voltage

7.8 Typical Characteristics (continued)




Figure 7-37. HO off to LO on Dead Time vs VIN Voltage




Figure 7-38. HO off to LO on Dead Time vs VIN Voltage




Figure 7-39. HO off to LO on Dead Time vs VIN Voltage




Figure 7-40. Low-Side Quiescent Current vs VIN Voltage




Figure 7-41. High-Side Quiescent Current vs BOOT Voltage




Figure 7-42. Low-Side Operating Current vs Frequency (IIM)

7.8 Typical Characteristics (continued)




Figure 7-43. Low-Side Operating Current vs Frequency (PWM)




Figure 7-44. High-Side Operating Current vs Frequency (IIM)




Figure 7-45. High-Side Operating Current vs Frequency (PWM)

8 Detailed Description


8.1 Overview

The TPS7H60x3-SP series of radiation-hardness-assured (RHA) half-bridge gate drivers are intended for use with enhancement mode GaN FETs. The series consists of the TPS7H6003-SP (200-V driver), TPS7H6013-SP (60-V driver), and the TPS7H6023-SP (22-V driver). The drivers can be utilized in high frequency, high efficiency GaN based power converter designs. Each driver is designed to have a propagation delay of 30 ns (typical) as well as 5.5 ns (typical) high-side to low-side delay matching.

The drivers contain high-side and low-side internal linear regulators. These ensure that the gate voltages are maintained at 5 V in order to prevent any damage of the GaN devices that are being driven. Split outputs on the high-side and low-side drivers provide the user the flexibility to independently adjust the turn-on and turn-off times of the GaN FETs. An external bootstrap diode is required for the gate drivers and as such, the user has the ability to optimize the diode based on the application. The drivers contain an internal switch in series with the bootstrap diode that can be used to prevent overcharging of the bootstrap capacitor and decreases reverse recovery losses in the diode.

The gate drivers have two modes of operation: PWM mode and independent input mode (IIM). The dual mode operation allows for each gate driver to be used with a wide number of PWM controllers to enable both synchronous rectifier control and GaN FET compatibility. The user also has the option to enable input interlock protection in IIM, allowing for anti-shoot through protection in synchronous buck and half-bridge topologies. This protection can also be disabled in IIM if desired, which allows the drivers to be utilized in two-switch forward converters and dual single ended applications.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage

During steady state operation, the input voltage of the TPS7H60x3-SP must be between 10 V and 14 V. This voltage serves as the input to the two low-side linear regulators, BP5L and BP7L. The external high-side bootstrap capacitor is also charged from VIN (see [Bootstrap Charging](#)). For best performance, add a bypass capacitor from VIN to AGND. Place this bypass capacitor as close to the gate driver as possible. This bypass capacitor is typically at least ten times greater than the value selected for the bootstrap capacitor.

8.3.2 Linear Regulator Operation

The TPS7H60x3-SP contains three internal linear regulators: BP5L, BP7L, and BP5H. BP5L and BP7L are included on the low side of the driver. These linear regulators provide 5 V and 7 V, respectively, as the nominal output voltages. BP5L is used to power the low-side logic circuitry as well as the low-side gate drive voltage. The BP5L regulator has an accuracy of 5 V +3.5%/-5% to provide the proper voltage for driving GaN FETs. A minimum capacitor of 1 μ F is required from the BP5L pin to PGND. BP7L powers the low-side transmitters within the driver. A minimum capacitor of 1 μ F is also required from the BP7L pin to AGND.

On the high side, the voltage on BOOT serves as the input to the high side linear regulator BP5H. Similar to BP5L on the low-side, this regulator is used to power the high-side logic circuitry while providing the 5-V +3.5%/-5% high-side gate voltage to the external FET. A minimum capacitor of 1 μ F is required from BP5H to PSW. The recommendation for all internal linear regulators is that these not be externally loaded other than where indicated within this document.

8.3.3 Bootstrap Operation

To generate the power for the high-side gate driver circuitry when used in a half-bridge configuration, the gate driver requires the use of a bootstrap circuit. The selection of the TPS7H60x3-SP bootstrap components is critical for proper gate driver operation. There are also various methods for bootstrap capacitor charging that can be utilized for this device.

8.3.3.1 Bootstrap Charging

The TPS7H60x3-SP provides the user several options for charging the bootstrap capacitor. The flexibility is to allow for operation with a wide range of PWM controllers, and also to allow the user to select an option with trade-offs that are most desirable for the specific application. In both instances, a bootstrap resistor is recommended to limit the bootstrap current during initial startup. The bootstrap resistor and capacitor need to be chosen such that sufficient time is allowed for the re-charge of the capacitor for the specific application.

The first option is to allow for charging of the bootstrap capacitor through the internal bootstrap switch of the driver. This switch is internally connected between VIN and BST pins and the bootstrap diode is connected externally between BST (anode) and BOOT (cathode). The bootstrap switch is only on when the low side driver output is on. By disallowing bootstrap charging during the converter dead times, the maximum voltage across the bootstrap capacitor can be reduced. The internal bootstrap switch has a parallel resistance of 1 k Ω that allows for slow charging the bootstrap capacitor at start-up before low-side FET turn-on.




図 8-1. Internal Switch Bootstrap Charging Configuration

Another option is to charge the bootstrap capacitor directly from VIN. This is a more conventional method used with half-bridge drivers. This option can be considered in a number of use cases, but is particularly helpful in instances where the low-side FET turn-on is not immediate. This is the case when using the TPS7H60x3-SP with one of the three controllers in the TPS7H500x-SP family that have integrated synchronous rectification outputs. The synchronous rectification outputs are disabled during soft-start, and as such, when implementing a synchronous buck topology the bootstrap capacitor cannot be charged through the internal bootstrap switch of the driver. The bootstrap switch does have the parallel resistor for slow-charging, but sequencing and/or startup requirements for the converter can potentially dictate that the charging need to occur more rapidly. When using the direct VIN charging, the options for preventing overcharging of the bootstrap capacitor are to add a resistor in series with the bootstrap capacitor, to add a Zener diode in parallel with the bootstrap capacitor, or a combination of both. A consideration that must be made if using the Zener diode is that it has an associated leakage current during normal operation, which contributes to the overall converter losses.

English Data Sheet: [SNOSDE3](#)



The external bootstrap capacitor that is required for the driver is connected between BOOT and ASW. The bootstrap capacitor voltage serves as the input to the high-side linear regulator BP5H that provides the gate drive voltage for the high-side GaN FET. A general guideline for bootstrap capacitor selection is that its value should be at least 10× greater than the gate capacitance of the high-side GaN FET that is being driven:

English Data Sheet: [SNOSDE3](#)

where:

- VIN is the gate driver input voltage
- n is the number of external bootstrap diodes placed in series
- VF is the forward voltage drop of the bootstrap diode
- VBOOT_UVLO is the falling undervoltage lockout threshold of BOOT (6.65 V typical)

Selection of a bootstrap capacitor with low ESR and ESL is recommended. The voltage rating of the bootstrap capacitor should have sufficient margin above the maximum expected bootstrap voltage.

8.3.3.3 Bootstrap Diode

Regardless of the method of charging the bootstrap capacitor, the TPS7H60x3-SP requires an external bootstrap diode rated to withstand the input voltage that is applied to the converter power stage in the half-bridge configuration. Care must be taken when selecting the external bootstrap diode. The bootstrap diode needs to be capable of handling peak transient currents that occur during the startup period. Fast recovery diodes should be used in the bootstrap circuit. The user needs to examine the I-V characteristics of the selected diode to verify that the forward voltage under the intended operating conditions does not become too large to trigger the undervoltage lockout of the BP5H regulator. Overall, the user needs to meet the conditions of 式 5:

$$VIN - (n \times V_F) \geq V_{BOOT_UVLO} \quad (5)$$

where:

- VIN is the gate driver input voltage
- n is the number of external bootstrap diodes placed in series
- VF is the forward voltage drop of the bootstrap diode
- VBOOT_UVLO is the falling undervoltage lockout threshold of BOOT (6.65 V typical)

8.3.3.4 Bootstrap Resistor

The bootstrap resistor is used to (1) limit the peak current during gate driver startup and (2) control the slew rate (dv/dt) at BOOT. The peak current through the bootstrap diode, and through the BST switch if utilized, can become excessively high during the initial charging period. Furthermore, excessive slew rates at BOOT can cause a slight overshoot of the BP5H voltage during startup. To mitigate these issues a bootstrap resistor of at least 2 Ω is recommended.

While the bootstrap resistor does alleviate peak current and slew rate issues, this resistor in conjunction with the bootstrap capacitor introduces a time constant τ:

$$\tau = \frac{R_{BOOT} \times C_{BOOT}}{D} \quad (6)$$

where:

- RBOOT is the value of the bootstrap resistor in ohms
- CBOOT is the value of bootstrap capacitor in Farads
- D is the duty cycle of the switching converter

The time required to charge and refresh the charge of the bootstrap capacitor needs to be checked against the time constant. Lastly, the resistor can experience high power dissipation during the initial charging period. Select a resistor that can handle the energy during this charging period:

$$E = \frac{1}{2} \times C_{BOOT} \times V_{BOOT}^2 \quad (7)$$

where:

- CBOOT is the value of bootstrap capacitor in Farads
- VBOOT is the final voltage of the bootstrap capacitor

8.3.4 High-Side Driver Startup

For proper startup up of the high side, the BOOT to SW voltage must be greater than the BOOT UVLO rising threshold value of 6.65 V (typical). In half-bridge converter configurations that have a pre-bias voltage present at the output, the bootstrap capacitor may not be able to adequately charge from VIN until the output voltage is sufficiently discharged. This same behavior can be seen during a brownout of VIN in which the input voltage temporarily decreases below the VIN UVLO falling threshold. Upon recovery, the low-side driver will attempt to begin normal operation, but the turn-on of the high-side driver will be delayed due to the output voltage that is present on the converter. This is a problem that is inherent in half-bridge gate drivers. Discharge circuits at the converter output can help alleviate the problem by forcing the output to a low voltage, only after which gate drive startup is attempted.

8.3.5 Inputs and Outputs

The input pins of the TPS7H60x3-SP are PWM_LI and EN_HI. Each of these pins has an internal pull-down resistance of approximately 200 k Ω (typical). The functions of these pins vary depending on the selected mode of operation of the gate driver as described in [Device Functional Modes](#). In PWM mode, PWM_LI serves as the input pin for the single PWM control signal into the driver and EN_HI is an enable pin for the driver. In independent input mode, PWM_LI serves as the low-side input and EN_HI serves as the high-side input. The inputs are capable of withstanding voltages up to 14 V, which allows them to be directly connected to the outputs of an analog PWM controller with a power supply voltage less than or equal to 14 V. If operating in independent input mode and either of the two input channels PWM_LI or EN_HI is not used, it is recommended to connect the input to AGND. Given that the inputs are edge-triggered, it is recommended to use input signals with slew rates faster than 2 V/ μ s for expected operation.

The TPS7H60x3-SP contains split outputs on both the high-side and low-side. The high-side consists of outputs HOH and HOL, which are the source and sink outputs, respectively. Likewise, the low-side has source output LOH and sink output LOL. These split outputs offer the flexibility to adjust the turn-on and turn-off speed independently by placing additional impedance to either the turn-on or turn-off path of the GaN device that is being driven. These outputs are capable of sourcing 1.3 A and sinking 2.5 A, typical.

8.3.6 Dead Time

When operating in PWM mode, resistors to AGND are required on both DLH and DHL to program the dead time. The DHL resistor sets the dead time between high-side output (HO) turn-off to low-side (LO) output turn-on. Likewise, the resistor on DLH sets the dead-time between low-side (LO) turn-off to high-side (HO) turn-on. The resistor can be used to set the dead time from a minimum value of roughly 5 ns up to 100 ns. The resistor must be populated on both pins to operate the device in this mode.




図 8-4. Timing Waveforms in PWM Mode Showing Dead Time

The resistors required to program for desired dead times are calculated from 式 8 and 式 9:

$$RHL = 1.077 \times T_{DHL} + 1.812 \quad (8)$$

where:

- T_{DHL} is the desired "HO off to LO on" dead time in ns
- RHL is in k Ω

$$RLH = 1.064 \times T_{DLH} - 0.630 \quad (9)$$

where:

- T_{DLH} is the desired "LO off to HO on" dead time in ns
- RLH is in k Ω

Carefully select dead time to prevent cross-conduction between the high-side and low-side switches, while also minimizing losses during this period. The resistors selected for RHL and RLH are recommended to have a tolerance of 1% or better.

8.3.7 Input Interlock Protection

The TPS7H60x3-SP can be configured to have input interlock protection in independent input mode (IIM). To activate the input interlock protection in IIM, DHL must be connected to BP5L while DLH has a resistor (valued between 100 k Ω and 220 k Ω) connected between the pin and AGND. This protection is intended to improve the robustness and reliability of the power stage with which the driver is being used by preventing shoot-through of the GaN FETs in a half-bridge configuration. In any instance when the protection is enabled and both inputs are logic high, the internal logic turns both of the outputs off. Both outputs remain off until one of the inputs goes low, in which case the outputs follow the input logic. There is no fixed time deglitching for this feature in order to not impact the propagation delay and dead time of the driver. Small filters at the inputs of the driver can be utilized to improve robustness in noise prone applications.




图 8-5. Input Interlock Protection in Independent Input Mode

8.3.8 Undervoltage Lockout and Power Good (PGOOD)

The TPS7H60x3-SP has undervoltage lockout (UVLO) on BP5L, BP7L, BP5H, BOOT, and VIN. When the output voltage on any of the low-side linear regulators or VIN falls below the UVLO threshold (4.05 V for the BP5L linear regulator, 6.2 V for the BP7L linear regulator, and 8.1 V for VIN), the PWM inputs are ignored to prevent the GaN FETs from partial turn-on. In this scenario, the UVLO actively pulls LO and HO low. When the low-side regulators and VIN are each above the respective UVLO threshold but one of the high-side UVLOs is triggered (4.05 V for BP5H and/or 6.65 V for BOOT), then only HO is pulled low.

The gate driver also has a power good (PGOOD) pin, which indicates when any of the low-side linear regulators have entered undervoltage lockout. The pin enters the logic-high state when all low-side regulators and VIN each have surpassed the respective rising UVLO threshold. The pin goes, or remains, logic-low if any one of these linear regulators or VIN falls below the corresponding falling UVLO threshold. The PGOOD pin has an internal pull-down resistance of 1 MΩ when the pin is in the logic-high state. A pull-up of 10 kΩ connected from PGOOD to BP5L is recommended.

8.3.9 Negative SW Voltage Transients

Though enhancement mode GaN FETs do not contain a body diode like silicon FETs, the devices are capable of reverse conduction due to the symmetrical device structure. During the reverse conduction periods, the source-drain voltage of the GaN FET is typically higher than what is encountered with a traditional silicon FET, largely depending on the type of GaN device that is being used. As such, the switch node pins of the driver (ASW and PSW, collectively referred to as SW) have a negative voltage present. This negative transient can lead to an excessive bootstrap voltage, since BOOT is always referenced to SW. Furthermore, the printed circuit board layout and device parasitic inductances can further intensify the negative voltage transients. Operating at a bootstrap voltage above the absolute maximum of 16 V can be detrimental to the gate driver, so care must be taken to make sure that the maximum BOOT to SW voltage differential is not exceeded. Generally, BOOT follows SW instantaneously so that the BOOT to SW voltage does not overshoot significantly. However, an external Zener diode can be used between BOOT and SW to clamp the bootstrap voltage to acceptable values during operation.

8.3.10 Level Shifter

The TX and RX level shifters interface between the inputs on the low-side to the high-side driver stage which is referenced to the high voltage switch node (ASW). The level shifters allow control of the HO output. The level shifters in both the high-side and low-side signal paths are identical and provide excellent delay matching (5.5 ns typical).

8.4 Device Functional Modes

The mode of operation for the TPS7H60x3-SP is determined by the state of the DHL and DLH pins. The configuration of these pins should not be changed during device operation. There are two different operational modes: PWM and independent input mode. In PWM mode, the EN_HI pin is used to enable the device and a single PWM input signal is required on PWM_LI and the TPS7H60x3-SP generates the complementary output signals on LO and HO. Since the primary application of this mode is a synchronous buck converter, HO will generate the main output and LO will generate the synchronous rectification output. Resistors are connected from DHL to AGND and DLH to AGND in order to program the dead time between the high-side and low-side outputs. For acceptable resistor values (TBD) to use in PWM mode, refer to [Dead Time](#) section.

In independent input mode (IIM), separate PWM input signals are required on PWM_LI and EN_HI. The corresponding outputs of the TPS7H60x3-SP are driven directly from these inputs. In IIM with interlock disabled, DLH is tied to BP5L and DHL has a resistor connected to AGND. For operation in IIM with interlock enabled, connect a resistor between DLH and AGND while connecting DHL to BP5L. For both operating mode options in IIM, resistors used must be valued between 100 kΩ and 220 kΩ.

[表 8-1](#) shows the configuration for each operating mode. Note that these are the only valid operating modes for the driver, and the connections for DLH and DHL must adhere to one of these configurations for proper operation.

表 8-1. TPS7H60x3-SP Operating Mode Selection

Operating Mode	DLH	DHL
PWM	Resistor to AGND	Resistor to AGND
Independent input mode - input interlock disabled	BP5L	Resistor to AGND (100 kΩ to 220 kΩ)
Independent input mode - input interlock enabled	Resistor to AGND (100 kΩ to 220 kΩ)	BP5L

[表 8-2](#) shows the truth table for each functional mode of the TPS7H60x3-SP.

表 8-2. TPS7H60x3-SP Truth Table

Inputs		PWM Mode		IIM - Interlock Disabled		IIM - Interlock Enabled	
EN_HI	PWM_LI	HO	LO	HO	LO	HO	LO
0	0	0	0	0	0	0	0
0	1	0	0	0	1	0	1
1	0	0	1	1	0	1	0
1	1	1	0	1	1	0	0

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


9.1 Application Information

The TPS7H60x3-SP series consists of half-bridge gate drivers designed for the optimal control of GaN FETs in a space environment. Each enables high-frequency, high-efficiency space grade converter design while offering superb robustness against radiation induced effects. The drivers contain integrated 5 V linear regulators for the gate voltage on both the low side and the high side, ensuring enhanced reliability for the GaN FETs that are being driven. The primary use case for the drivers is in half-bridge configurations, such as synchronous buck or full-bridge topologies. However, the drivers can easily be utilized in other common converter topologies such as the push-pull, active clamp forward, or two-switch forward (with external circuit additions).

The TPS7H60x3-SP has several features that allows for operation with both legacy radiation hardened PWM controllers and newer devices like the TPS7H5001-SP as part of a GaN centric converter design. The input pins of the driver can accept signals up to 14 V, allowing it to interface directly with the older PWM controllers with high output voltages. The device also offers two distinct operating modes: PWM mode and independent input mode (IIM). In PWM mode the gate driver requires only a single input, while generating the primary and synchronous rectification outputs needed to control a synchronous buck converter. The dead time between the generated signals can be programmed via the gate driver. IIM allows for independent signals to control the low side and the high side, or if desired, can be used to operate the device in a dual low side configuration. In IIM, interlock protection can be turned on or off, depending on the specific user needs.

Furthermore, the device offers undervoltage lockout protection for both its internal regulators and the VIN and BOOT voltages. An optional bootstrap switch is integrated into the driver, which allows for charging the bootstrap diode through VIN, and remains turns on only when the low-side output is on. The combination of features and radiation performance for the TPS7H60x3-SP make it ideal for use in space-grade converter designs.

9.2 Typical Application



9-1. Typical Application Utilizing TPS7H6003-SP in Synchronous Buck Converter

9.2.1 Design Requirements

The example provided is to demonstrate the usage of TPS7H6003-SP in a high voltage synchronous buck converter. The design example is intended to detail component selection and configuration related to the TPS7H6003-SP. For this particular application, the gate driver is operating in PWM mode.

表 9-1. Design Parameters

PARAMETER	VALUE
Power stage input supply voltage	100 V
Output voltage	28 V
Output current	10 A
Switching Frequency	500 kHz
Gate Driver Input Voltage	12 V
Duty Cycle	28% nominal, ~35% maximum
Inductor	15 μ H
GaN FET	EPC2307 (evaluation only)

表 9-1. Design Parameters (続き)

PARAMETER	VALUE
Operating Mode	PWM

Note that the selected GaN FET is for laboratory evaluation of the driver. TI recommends selecting a GaN FET that satisfies both the electrical and radiation requirements of the design.

9.2.2 Detailed Design Procedure

9.2.2.1 Bootstrap and Bypass Capacitors

The external bootstrap capacitor needs to maintain operation above the BOOT UVLO falling threshold during normal operation. As a best design practice, size the capacitor to allow for substantial margin above this threshold. The first step in determining the bootstrap capacitor value is calculating for ΔV_{BOOT} . This is the maximum allowable drop on the bootstrap capacitor:

$$\Delta V_{BOOT} \approx V_{IN} - (n \times V_F) - V_{BOOT_UVLO} = 12\text{ V} - (1 \times 0.9\text{ V}) - 6.65\text{ V} = 4.35\text{ V} \quad (10)$$

where:

- n is the number of bootstrap diodes used in series
- V_F is the voltage drop of the bootstrap diode chosen
- V_{BOOT_UVLO} is the BOOT UVLO falling threshold voltage

To maintain significant margin and account for any additional voltage drop across the bootstrap resistor used and also for load transients, the capacitor is calculated for ΔV_{BOOT} of 1.5 V. Referring to [Bootstrap Capacitor](#), the value of Q_{total} needs to first be determined, and then C_{BOOT} can subsequently be calculated:

$$Q_{total} = Q_g + I_{QBG} \times \frac{D_{MAX}}{f_{SW}} + \frac{I_{QHS}}{f_{SW}} = 10.6\text{ nC} + 20\text{ }\mu\text{A} \times \frac{0.35}{500\text{ kHz}} + \frac{4\text{ mA}}{500\text{ kHz}} = 18.6\text{ nC} \quad (11)$$

$$C_{BOOT} \geq \frac{Q_{total}}{\Delta V_{BOOT}} = \frac{18.6\text{ nC}}{1.5\text{ V}} = 12.4\text{ nF} \quad (12)$$

A minimum value of 12.4 nF is needed for the design. However, given the potential for capacitance changes with temperature and applied voltage, as well as unexpected circuit behavior such as load transients that impact the bootstrap charging time, a 100 nF X7R capacitor is selected.

The V_{IN} capacitor selected must be larger than the bootstrap capacitor. General rule of thumb dictates that this capacitor is at least ten times the bootstrap capacitor value, which gives 1 μF capacitor in this instance. For the evaluation setup, a 2.2 μF and 1 μF capacitor were used at V_{IN} , both ceramic X7R type capacitors. The recommendation is to place these capacitors and the bootstrap capacitors as close the respective pins as possible. Select capacitors with voltage ratings that are sufficiently larger than the maximum applied voltage (i.e. greater than two times if possible).

Lastly, as detailed in [Linear Regulator Operation](#), select high-quality 1 μF X7R ceramic capacitors for use at BP5H, BP5L, and BP7L outputs. Place these capacitors in close proximity to the respective pins.

9.2.2.2 Bootstrap Diode

The bootstrap diode needs to have sufficient voltage rating to block the power stage input voltage of the power converter for the synchronous buck application. Depending on the type of diode selected, series diodes are required if the power stage input voltage is high. As mentioned in [Bootstrap Diode](#), the diode also needs to be able to handle the peak current during the gate driver startup, and exhibit a low forward voltage drop, low junction capacitance, and fast recovery time. Particularly at higher frequencies, a Schottky diode may be required. A 150 V, 1 A rated Schottky diode with 110 pF junction capacitance is selected for the evaluation setup. Note that the diode selected for use in the evaluation is for laboratory testing only, and TI recommends selection of a diode that meets all of the system performance and radiation needs.

9.2.2.3 BP5x Overshoot and Undershoot

Although the TPS7H6003-SP has internal high-side and low-side linear regulators (BP5H and BP5L, respectively) to provide a gate drive voltage with excellent DC accuracy, parasitic inductances and capacitances from both the PCB layout and GaN FET can lead to transient ringing on the gate drive waveform during switching. This ringing can result in voltage peaks that are higher than the regulated BP5x voltage, and potentially exceed the absolute maximum VGS ratings of the selected GaN FET. Note that there is also potential for violating the minimum VGS ratings during turn-off, depending on the severity of the oscillations on the gate voltage waveform. To mitigate the amplitude of the oscillations and avoid excessive ringing, the driver needs to be in close proximity to the GaN FETs that are being driven, and gate resistors can be used. The [Gate Resistor](#) section provides more details about the gate resistor selection. See the [Layout Guidelines](#) section for recommendations on how to optimize the gate driver layout.

9.2.2.4 Gate Resistor

The TPS7H6003-SP has split outputs, allowing for resistors to be placed in series with the gate of the GaN FET in both the turn-on and turn-off paths. These gate resistors serve to dampen ringing at the gate of the device that is caused by parasitic capacitances and inductances. Ringing and noise can also be present due to the high voltage and current switching in the gate drive power loop. This is particularly important for GaN devices which have low values for the absolute maximum gate voltages. Furthermore, the gate resistors can also be used to tune the drive strength of the drive. This is done by limiting the peak current capability of the driver. For this design, 2 Ω resistors are used for both the turn-on and turn-off gate paths. From these values, the high-side peak pull-up current can be calculated as shown in :

$$I_{OHH} = \min\left(1.3 \text{ A}, \frac{V_{BP5H}}{R_{HOH} + R_{GATE_ON} + R_{GFET(int)}}\right) \quad (13)$$

where:

- V_{BP5H} is the output voltage of the high side linear regulator
- R_{HOH} is the internal high-side pull-up resistance (1.3 Ω calculated from the high-level output voltage specification)
- R_{GATE_ON} is the gate resistor value used in the turn-on path
- $R_{GFET(int)}$ is the internal gate resistance of the GaN FET being driven (typically available from the GaN FET manufacturer)

Note that as indicated in the [Specifications](#) section, the peak source current the driver is capable of providing is approximately 1.3 A (typical), so I_{OHH} is limited by this value. In this instance:

$$I_{OHH} = \frac{V_{BP5H}}{R_{HOH} + R_{GATE_ON} + R_{GFET(int)}} = \frac{5 \text{ V}}{1.3 \Omega + 2 \Omega + 0.4 \Omega} \approx 1.3 \text{ A} \quad (14)$$

Likewise, for the peak high-side sink current:

$$I_{OLH} = \min\left(2.5 \text{ A}, \frac{V_{BP5H}}{R_{HOL} + R_{GATE_OFF} + R_{GFET(int)}}\right) \quad (15)$$

where:

- R_{HOL} is the internal high-side pull-down resistance (0.07 Ω calculated from the low-level output voltage specification)
- R_{GATE_OFF} is the gate resistor value used in the turn-off path

As such, the peak sink current can be calculated as:

$$I_{OLH} = \frac{V_{BP5H}}{R_{HOL} + R_{GATE_OFF} + R_{GFET(int)}} = \frac{5 \text{ V}}{0.07 \Omega + 2 \Omega + 0.4 \Omega} = 2.0 \text{ A} \quad (16)$$

The equations for the low-side peak source and sink current are provided, but note that in this instance these are identical to the high-side values calculated.

$$I_{OHL} = \min\left(1.3 \text{ A}, \frac{V_{BP5L}}{R_{LOH} + R_{GATE_ON} + R_{GFET(int)}}\right) = \frac{5 \text{ V}}{1.3 \Omega + 2 \Omega + 0.4 \Omega} \approx 1.3 \text{ A} \quad (17)$$

$$I_{OLL} = \min\left(1.3 \text{ A}, \frac{V_{BP5L}}{R_{LOL} + R_{GATE_OFF} + R_{GFET(int)}}\right) = \frac{5 \text{ V}}{0.07 \Omega + 2 \Omega + 0.4 \Omega} = 2.0 \text{ A} \quad (18)$$

The selection of the external gate resistor typically requires tuning and is an iterative process. The best practice is to evaluate the value of the gate resistors on the specific PCB design to verify the intended impact and adjust as needed.

9.2.2.5 Dead Time Resistor

When configured in PWM mode, the gate drive allows for the programming of two separate dead times:

- between LO off and HO on using RLH
- between HO off and LO on using RHL

The dead time values selected are critical as these directly impact that losses that occur in the converter during these periods. The dead time is carefully chosen to avoid cross-conduction between the high-side FET and low-side FET, while also minimizing the third-quadrant conduction time for the GaN FETs. For this particular application, a dead time of approximately 25 ns was targeted for both T_{DLH} and T_{DHL} .

$$RHL = 1.077 \times T_{DHL} + 1.812 = (1.077 \times 25 \text{ ns}) + 1.812 = 28.74 \text{ k}\Omega \quad (19)$$

$$RLH = 1.064 \times T_{DLH} - 0.630 = (1.064 \times 25 \text{ ns}) - 0.630 = 25.97 \text{ k}\Omega \quad (20)$$

A resistor value of 30 k Ω was used for both RHL and RLH.

9.2.2.6 Gate Driver Losses

Gate drive devices such as the TPS7H6003-SP have several different components that comprise the power losses. The quiescent power losses P_{QC} can be determined using 式 21 :

$$P_{QC} = (V_{IN} \times I_{QLS}) + (V_{BOOT} \times I_{QHS}) = (12 \text{ V} \times 5 \text{ mA}) + (10 \text{ V} \times 4 \text{ mA}) = 100 \text{ mW} \quad (21)$$

where:

- I_{QLS} is the low-side quiescent current (selected for PWM mode in this design)
- I_{QHS} is the high-side quiescent current (selected for PWM mode in this design)
- V_{BOOT} is the voltage at BOOT with respect to ASW

Leakage current power losses P_{BG} can be calculated using 式 22 :

$$P_{BG} = V_{BG} \times I_{QBG} \times D_{MAX} = 110 \text{ V} \times 50 \mu\text{A} \times 0.35 = 0.77 \text{ mW} \quad (22)$$

where:

- V_{BG} is the voltage between BOOT and AGND
- I_{QBG} is the BOOT to AGND leakage current

There are losses that occur within the driver due to the charging and discharging of the GaN FET gate charge. To determine these, first calculate P_{GATE} as:

$$P_{GATE} = V_{BP5x} \times Q_G \times f_{SW} = 5 \text{ V} \times 10.6 \text{ nC} \times 500 \text{ kHz} = 26.5 \text{ mW} \quad (23)$$

This loss is actually distributed amongst the resistances in the gate driver loop, which includes the driver, the gate resistances and the GaN FET. The power dissipated within the TPS7H6003-SP for both turn-on and turn-off can be calculated:

$$P_{DRV_ON_HS} = \frac{1}{2} \times \frac{R_{HOH} \times P_{GATE}}{R_{HOH} + R_{GATE} + R_{GFET(int)}} \quad (24)$$

$$P_{DRV_OFF_HS} = \frac{1}{2} \times \frac{R_{HOL} \times P_{GATE}}{R_{HOL} + R_{GATE} + R_{GFET(int)}} \quad (25)$$

$$P_{DRV_ON_LS} = \frac{1}{2} \times \frac{R_{LOH} \times P_{GATE}}{R_{LOH} + R_{GATE} + R_{GFET(int)}} \quad (26)$$

$$P_{DRV_OFF_LS} = \frac{1}{2} \times \frac{R_{LOL} \times P_{GATE}}{R_{LOL} + R_{GATE} + R_{GFET(int)}} \quad (27)$$

In this instance, the high-side and low-side losses are the same:

$$P_{DRV_ON_HS} = P_{DRV_ON_LS} = \frac{1}{2} \times \frac{R_{xOH} \times P_{GATE}}{R_{xOH} + R_{GATE} + R_{GFET(int)}} = \frac{1}{2} \times \frac{1.3 \, \Omega \times 26.5 \, mW}{1.3 \, \Omega + 2 \, \Omega + 0.4 \, \Omega} = 4.7 \, mW \quad (28)$$

$$P_{DRV_OFF_HS} = P_{DRV_OFF_LS} = \frac{1}{2} \times \frac{R_{xOL} \times P_{GATE}}{R_{xOL} + R_{GATE} + R_{GFET(int)}} = \frac{1}{2} \times \frac{0.07 \, \Omega \times 26.5 \, mW}{0.07 \, \Omega + 2 \, \Omega + 0.4 \, \Omega} = 0.8 \, mW \quad (29)$$

Finally, the P_{GATE} losses within the driver can be found:

$$P_{DRV_HS} = P_{DRV_ON_HS} + P_{DRV_OFF_HS} = 4.7 \, mW + 0.8 \, mW = 5.5 \, mW \quad (30)$$

$$P_{DRV_LS} = P_{DRV_ON_LS} + P_{DRV_OFF_LS} = 4.7 \, mW + 0.8 \, mW = 5.5 \, mW \quad (31)$$

$$P_{DRV} = P_{DRV_HS} + P_{DRV_LS} = 5.5 \, mW + 5.5 \, mW = 11 \, mW \quad (32)$$



There is also a component power consumption associated with the operating current of the driver itself, which is specified at no-load and frequency dependent. These can be approximated using the operating current parameters in the [Specifications](#) section:

$$P_{OP_PWM} = (V_{IN} \times I_{OP_PWM_LS}) + (V_{BOOT} \times I_{OP_PWM_HS}) = (12 \, V \times 6 \, mA) + (10 \, V \times 5 \, mA) = 122 \, mW \quad (33)$$

where:

- $I_{OP_PWM_LS}$ is the low-side operating current (selected for PWM mode at 500 kHz)
- $I_{OP_PWM_HS}$ is the high-side operating current (selected for PWM mode at 500 kHz)

9.2.3 Application Curves



9.3 Power Supply Recommendations

The recommended bias supply voltage range for TPS7H60x3-SP is from 10 V to 14 V. The input voltage supply for the driver should be well regulated and properly bypassed for best electrical performance. The BOOT voltage which supplies the high-side driver should be between 8 V to 14 V. It is imperative to minimize the voltage drop along the bootstrap charging path so that the high-side driver does not inadvertently enter into undervoltage lockout at any time during normal operation.

A local bypass capacitor must be placed between the VIN and AGND pins. Likewise, the bootstrap capacitor should be placed between the BOOT and ASW pins, and must also be in close proximity to the device. This capacitor must be located as close as possible to the device. TI recommends a low-ESR, low-ESL, ceramic, surface-mount capacitors (X7R or better) for the connections at VIN and BOOT.

9.4 Layout

9.4.1 Layout Guidelines

Small gate capacitance and Miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt , coupled with a low gate threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some recommendations:

1. Place the GaN FETs as close as possible to the gate driver. The main priority of the layout is to decrease overall loop inductance and to minimize noise coupling issues by confining the peak currents that charge and discharge the GaN FET gates to a minimal physical area on the printed circuit board.
2. Minimize the loop area of the bootstrap charging path as it can contain high peak currents. Given that the TPS7H60x3-SP has multiple bootstrap charging options, and that the charging takes place on a cycle-by-cycle basis, place both the bootstrap capacitor and diode to facilitate a small loop area for the chosen charging method.
3. Place all bypass capacitors (VIN to AGND, BP5L to AGND, BP5H to ASW, BOOT to ASW) as close to the device and respective pins as possible. Capacitors with low ESR and ESL are recommended. If possible, place these capacitors on the same side of the printed circuit board as the gate driver.
4. Separate power traces and signal traces and minimize any overlap of the signals on different printed circuit board layers.
5. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver during switching. Use short, low-inductance paths to connect PSW to the high-side FET source, and PGND to the low-side FET source.
6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR capacitors adjacent to the GaN FETs.

9.4.2 Layout Examples




図 9-4. 3D View From TPS7H6003EVM-CVAL




図 9-5. Layout Example From TPS7H6003EVM-CVAL

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS7H6003EVM-CVAL Evaluation Module user's guide](#)
- Texas Instruments, [TPS7H6003-SP Single Event Effects radiation report](#)
- Texas Instruments, [TPS7H6003-SP Total Ionizing Dose radiation report](#)
- Texas Instruments, [TPS7H6003-SP Neutron Displacement Damage radiation report](#)

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (March 2024) to Revision C (April 2024)	Page
---	------

- | | |
|---|---|
| • TPS7H6023-SP デバイスのステータスを「製品プレビュー」から「量産データ」へ変更 | 1 |
|---|---|

Changes from Revision A (November 2023) to Revision B (March 2024)	Page
--	------

- | | |
|---|---|
| • TPS7H6013-SP および SN0048HBX デバイスのステータスを「製品プレビュー」から「量産データ」へ変更 | 1 |
|---|---|

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962R2220101VXC	Active	Production	CFP (HBX) 48	15 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R2220101VXC TPS7H6003HBX
5962R2220102VXC	Active	Production	CFP (HBX) 48	15 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R2220102VXC TPS7H6013HBX
5962R2220103VXC	Active	Production	CFP (HBX) 48	15 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R2220103VXC TPS7H6023-RHA
SN0048HBX	Active	Production	CFP (HBX) 48	15 NOT REQUIRED	-	Call TI	Call TI	25 to 25	SN0048HBX EVAL ONLY
TPS7H6003HBX/EM	Active	Production	CFP (HBX) 48	1 TUBE	Yes	NIAU	N/A for Pkg Type	25 to 25	TPS7H6003HBXEM
TPS7H6013HBX/EM	Active	Production	CFP (HBX) 48	15 TUBE	Yes	NIAU	N/A for Pkg Type	25 to 25	TPS7H6013HBXEM
TPS7H6023HBX/EM	Active	Production	CFP (HBX) 48	15 TUBE	Yes	NIAU	N/A for Pkg Type	25 to 25	TPS7H6023HBXEM EVAL ONLY

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962R2220101VXC	HBX	CFP (HSL)	48	15	506.98	32.77	9910	NA
5962R2220102VXC	HBX	CFP (HSL)	48	15	506.98	32.77	9910	NA
5962R2220103VXC	HBX	CFP (HSL)	48	15	506.98	32.77	9910	NA
TPS7H6003HBX/EM	HBX	CFP (HSL)	48	1	506.98	32.77	9910	NA
TPS7H6013HBX/EM	HBX	CFP (HSL)	48	15	506.98	32.77	9910	NA
TPS7H6023HBX/EM	HBX	CFP (HSL)	48	15	506.98	32.77	9910	NA




HBX0048A

PACKAGE OUTLINE

CFP - 2.667 mm max height

CERAMIC DUAL FLATPACK



4228763A 06/2022


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid.
4. The terminals are gold plated.

HBX0048A

CFP - 2.667 mm max height

CERAMIC DUAL FLATPACK



HEATSINK LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

4228763A 06/2022

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated