










TPS7H4001-SP JAJSIY2D - APRIL 2019 - REVISED MAY 2023

# TPS7H4001-SP 放射線耐性保証 (RHA)、3V~7V 入力、 18A 同期整流降圧コンバータ

#### 1 特長

- 耐放射線性能:
  - 最大で TID 100krad(Si) の 放射線耐性を保証
  - SEL、SEB、SEGR 耐性:  $LET = 75MeV-cm^2/mg$
  - SET および SEFI 特性: LET = 75MeV-cm<sup>2</sup>/mg (最大値)
- ピーク効率:95.5% (Vo = 1V、100kHz 時)
- 電源レー/レ:3V~7V (VIN)
- 柔軟なスイッチング周波数オプション:
  - 100kHz~1MHz の可変内部発振器
  - 外部同期機能:100kHz~1MHz
  - SYNC ピンは、最大 4個のデバイスを並列に配置し、90°の位相差で 500kHz のクロックとして構成可能
- CDFP、KGD (既知の良品ダイ) および HTSSOP (QMLP) オプションでは温度、放射線、ラインおよび負 荷レギュレーションの全範囲で 0.6V ±1.5% の電圧リ ファレンス
- HTSSOP (SHP) オプションでは温度、放射線、ライン および負荷レギュレーションの全範囲で 0.6V ±1.7% の電圧リファレンス
- プリバイアスされた出力への単調スタートアップ
- 調整可能な勾配補償とソフトスタート
- 調整可能な入力イネーブルとパワーグッド出力による 電源シーケンシング



機能ダイアグラム

## 2 アプリケーション

人工衛星のポイント・オブ・ロード電源

## 3 概要

TPS7H4001-SP は放射線耐性が強化された 7V、18A の同期整流降圧コンバータで、低抵抗のハイサイドとロー サイドの MOSFET を内蔵しています。 電流モード制御に より高い効率を実現し、部品数を削減しています。

出力電圧のスタートアップ・ランプは、SS/TR ピンで制御 されます。これにより、スタンドアロン電源としても、トラッキ ング状況でも動作できます。イネーブルおよびパワー・グッ ド・ピンを適切に構成することにより、電源シーケンシング が可能です。TPS7H4001-SP は、プライマリ・セカンダリ・ モードに構成でき、SYNC2 ピンを使って、外部クロックな しで4個のデバイスの並列構成が可能です。

ハイサイド FET にサイクル単位の電流制限を適用するこ とにより、過負荷状態からデバイスを保護します。また、ロ ーサイドのソース電流保護により電流暴走を防止します。 ダイの温度が温度限界値を超えると、サーマル・シャットダ ウンによりデバイスがディセーブルになります。

部品番号 <sup>(1)</sup>	グレード	パッケージ					
5962-1820501VXC	QMLV	34 ピンのセラミック					
5962R1820501VXC	QMLV-RHA	7.62mm ×					
TPS7H4001HKY/EM	エンジニアリング・ サンプル	21.59mm <sup>(2)</sup> 質量=2.612g <sup>(3)</sup>					
TPS7H4001MDDWTSHP	SHP-RHA	44 ピンのプラスチック					
5962R1820502PYE	QMLP-RHA	6.10mm × 14.00mm <sup>(2)</sup> 質量=243.8mg <sup>(3)</sup>					
5962R1820501V9A	QMLV-RHA KGD	ダイ					
TPS7H4001Y/EM	エンジニアリング・ サンプル	24					

- 追加情報については、「デバイス・オプション表」をご覧ください。 (1)
- (2) 寸法値は公称値です。
- 質量の精度は ±10% です。



## **Table of Contents**

1 特長	1 8.1 Overview	26		
2 アプリケーション				
3 概要	0.05 (			
4 Revision History				
5 Device Options Table		39		
6 Pin Configuration and Functions		39		
7 Specifications	11 9.2 Typical Application			
7.1 Absolute Maximum Ratings	11 9.3 Power Supply Recommendations			
7.2 ESD Ratings	<sub>11</sub>			
7.3 Recommended Operating Conditions	11 10 Device and Documentation Support			
7.4 Thermal Information	12 10.1 Documentation Support			
7.5 Electrical Characteristics - All Devices	12 10.2 ドキュメントの更新通知を受け取る方法	52		
7.6 Electrical Characteristics: CDFP and KGD Option	ns14 10.3 サポート・リソース	52		
7.7 Electrical Characteristics: HTSSOP (SHP) Option	n 15 10.4 Trademarks	52		
7.8 Electrical Characteristics: HTSSOP (QMLP)	10.5 静電気放電に関する注意事項	52		
Option	16 10.6 用語集	52		
7.9 Quality Conformance Inspection				
7.10 Typical Characteristics	18 Information	53		
8 Detailed Description	26			
Changes from Revision C (November 2022) to		Page		
	ョンを更新し、HTSSOP (QMLP) パッケージ・オプション			
	生文可能な 5962R1820502PYE を追加			
	sheetsheet			
• Updated Voltage Reference section to include	HTSSOP (SHP) option	<mark>27</mark>		
Changes from Revision B (September 2022) to		Page		
	ンを「事前情報」から「量産データ」に変更			
	注文可能な TPS7H4001Y/EM を追加			
Updated footnote for <i>Pin Functions</i> table to sp	oecify CDFP package option	5		
Changes from Revision A (November 2020) to	o Revision B (September 2022)	Page		
<ul><li>「特長」、「概要」、「製品情報」、「ピン構成および株</li></ul>	機能」、「熱に関する情報」、「雷気的特性」、「レイアウトの			
「特長」、「概要」、「製品情報」、「ピン構成および機能」、「熱に関する情報」、「電気的特性」、「レイアウトのガイドライン」の各セクションを更新し、HTSSOP (SHP) パッケージ・オプションを追加				
ン]の各セクションを更新し、HTSSOP (SHP) ハッケーン・オノションを追加 Updated ESD CDM standard from JEDEC specification JESD22-C101 to ANSI/ESDA/JEDEC JS-(		-002 11		
Opuated LOD CDM standard from JEDEC spe	edilication despezs-c for to Anol/Espayaebec 33-	.00211		
Changes from Revision * (April 2020) to Revis		Page		
• ドキュメント全体にわたって表、図、相互参照の採	『番方法を更新	1		
<ul><li>「特長」セクションの耐放射線性能を更新</li></ul>		1		

Added bare die information to Pin Configuration and Functions section......5

Product Folder Links: TPS7H4001-SP



### www.ti.com/ja-jp

•	Added additional thermal resistance parameters to Thermal Information table	. 12
•	Updated specification for Junction-to-case (bottom) thermal resistance in <i>Thermal Information</i> table	. 12
•	Updated all minimum limits for Enable threshold in Electrical Characteristics table	
•	Updated 2.55 mV maximum limit for Error amplifier input offset voltage in <i>Electrical Characteistics</i> table	
•	Removed footnote in <i>Electrical Characteristics</i> table for Error amplifier transconductance, source and sink	
	curents specifications	. 12
•	Updated footnote in Electrical Characteristics table for COMP to Iswitch gm specification to "Bench verified	1.
	Not tested in production."	
•	Updated all maximum limits for Internally set frequency in <i>Electrical Characteristics</i> table	. 12
•	Updated all maximum limits for Externally set frequency for RT = 1.07 M $\Omega$ (1%) in <i>Electrical</i>	
	Characteristics table	
•	Updated all limits for Externally set frequency for RT = 165 k $\Omega$ (1%) in <i>Electrical Characteristics</i> table	12
•	Added Externally set frequency specification for RT = 73.2 kΩ (1%), VIN = 5 V, TID = 100 krad(Si) in	
	Electrical Characteristics table	.12
•	Added footnote in <i>Electrical Characteristics</i> table for SYNC1/SYNC2 in low level threshold for PVIN = VIN :	=
	7 V	. 12
•	Added footnote in <i>Electrical Characteristics</i> table for SYNC1/SYNC2 in high level threshold for PVIN = VIN	=
	7 V	
•	Removed footnote in Electrical Characteristics table for SYNC1 in frequency range specification and added	d
	test conditions	
•	Updated 235 ns maximum limit for Minimum on time for VIN = 5 V in <i>Electrical Characteristics</i> table	
•	Added footnote to <i>Electrical Characteristics</i> table for SS/TR to VSENSE matching	
•	Added footnote in Electrical Characteristics table for High-side switch resistance with PVIN = VIN = 7 V	
•	Added footnote in Electrical Characteristics table for Low-side switch resistance with PVIN = VIN = 7 V	
•	Updated all typical and maximum limits for Low-side switch resistance for PVIN = VIN = 7 V, lead length = 3	
	mm in Electrical Characteristics table	
•	Updated footnote in <i>Electrical Characteristics</i> table for High-side switch current limit threshold and Low-side	
	switch sourcing overcurrent threshold specifications to "Bench verified. Not tested in production."	
•	Added footnote in <i>Electrical Characteristics</i> table for Low-side switch sinking overcurrent threshold	
•	Updated RT equation in Internal Oscillator Mode section	
•	Changed title of Master-Slave Operation Mode section to Primary-Secondary Operation Mode	
•	Updated input ripple current equation in Input Capacitor Selection section	
•	Added Documentation Support to the Device and Documentation Support section	. 52



## **5 Device Options Table**

Generic Part Number	Radiation Rating <sup>(2)</sup>	Grade <sup>(3)</sup>	Package <sup>(1)</sup>	Orderable Part Number
	Total ionizing dose (TID) characterization up	QMLV-RHA HKY I		5962R1820501VXC
	to 100 krad(Si) and destructive single event effects (DSEE) free up to LET = 75 MeV-cm <sup>2</sup> /mg	QMLV-RHA	KGD	5962R1820501V9A
		QMLP-RHA	HTSSOP (44) Plastic	5962R1820502PYE
TPS7H4001-SP		SHP-RHA	HTSSOP (44) Plastic	TPS7H4001MDDWT SHP
	None	Engineering sample <sup>(4)</sup>	HKY Package CDFP (34) Ceramic	TPS7H4001HKY/EM
	None	Engineering sample <sup>(4)</sup>	KGD	TPS7H4001Y/EM


- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) (3) Refer to the device product folder for full radiation testing results in the associated TID and SEE reports.
- For additional information about part grade, view SLYB235.
- These units are intended for engineering evaluation only. These samples are processed to a non-compliant flow (i.e. no burn-in, 25°C testing only). These units are not for qualification, production, radiation testing, or flight use. Parts are not warranted for performance over temperature or operating life.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## **6 Pin Configuration and Functions**






図 6-2. DDW Package 44-Pin HTSSOP Top View



### 表 6-1. Pin Functions

PIN						
NAME	CDFP	HTSSOP	I/O	DESCRIPTION		
GND	1	1, 2, 10, 35	_	Return for control circuitry. <sup>(1)</sup>		
EN	2	4	I	EN pin is internally pulled up allowing for the pin to be floated to enable the device.		
RT	3	5	I/O	A resistor connected between RT and GND sets the switching frequency of the converter. The switching frequency range is 100 kHz to 1 MHz. When an external clock is used, RT must be selected such that the set switching frequency coincides with the frequency of the applied clock. Leaving this pin floating sets the internal switching frequency to 500 kHz and SYNC1 and SYNC2 become output clocks at 500 kHz, with SYNC1 aligned with the converter switching and SYNC2 90° out of phase.		
VIN	4	6,7	I	Input power for the control circuitry of the switching regulator.		
SYNC1	5	8	I/O	SYNC1 is an input when an external clock is provided. The frequency of the external clock should match the switching frequency that is set by the resistor between RT and GND. With an external clock applied, the converter switching action is 180° out of phase with the external clock. When RT is floating, SYNC1 serves as an output of a 500-kHz clock signal that is in phase with the converter switching action. SYNC1 can be used in combination with SYNC2 in order to connect up to four devices in parallel.		
SYNC2	6	9	SYNC2 is used for connecting multiple devices in parallel. For the primary device, with RT floating, SYNC2 outputs 500-kHz signal that is 90° out of phase with the SYNC1 output clock. For the secondary devices, in which RT is populated, SYNC2 is used to configure the phase of the input clock signal on SYNC1. When SYNC2 is connected to VIN, the internal clock of the secondary device is in phase with clock provided at SYNC1. When SYNC2 is connected to GND, the input clock signal at SYNC1 is internally inverted.			
PVIN	7-11	11-15	I	Input power for the output stage of the switching regulator.		
PGND	12-17	16-22	_	Return for low-side power MOSFET.		
PH	18-28	23-34	0	Switch phase node.		
PWRGD	29	36	0	Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, overvoltage, or EN shutdown, or during soft-start.		
RSC	30	37	I/O	A resistor to GND sets the desired slope compensation.		
SS/TR	31	38	I/O	Soft-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.		
VSENSE	32	39	I	Inverting input of the gm error amplifier.		
COMP	33	40	I/O	Error amplifier output and input to the output switch current comparator. Connect frequency compensation to this pin.		
REFCAP	34	41	0	Required 470-nF external capacitor for internal reference.		
PowerPAD <sup>TM</sup>	_	Yes	_	Used for heat sinking by soldering to GND copper on printed circuit board.		
THERMAL PAD	35	_	_	Thermal pad internally connected to GND.		
PGND PAD	36	_	_	Return for low-side power MOSFET. Connect to PGND pins.		
PH PAD	37	_	0	Switch phase node. Connect to PH pins.		
NC	_	3, 42-44	_	No connect. This pin is not internally connected. It is recommended to connect these pins to GND to prevent charge buildup; however, these pins can also be left open or tied to any voltage between GND and VIN.		

<sup>(1)</sup> Thermal pad and package lid are internally connected to GND for CDFP option.



#### 表 6-2. Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils	Silicon with backgrind	GND	AlCu	1050 nm




図 6-3. TPS7H4001-SP Bare Die Diagram



### 表 6-3. Bond Pad Coordinates in Microns

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
GND	1	958.995	7185.51	1098.945	7325.46
GND	2	806.445	7185.51	946.395	7325.46
N/C	3	653.895	7185.51	793.845	7325.46
GND	4	501.345	7185.51	641.295	7325.46
GND	5	348.795	7185.51	488.745	7325.46
N/C	6	196.245	7185.51	336.195	7325.46
EN	7	64.125	6969.06	204.075	7109.01
RT	8	64.125	6265.53	204.075	6405.48
VIN	9	64.125	6080.445	204.075	6220.395
VIN	10	64.125	5927.895	204.075	6067.845
VIN	11	64.125	5775.345	204.075	5915.295
VIN	12	64.125	5622.795	204.075	5762.745
SYNC1	13	64.125	5119.785	204.075	5259.735
SYNC2	14	68.04	4881.735	207.99	5021.685
PVIN	15	398.475	4299.39	538.425	4439.34
PVIN	16	556.425	4299.39	696.375	4439.34
PVIN	17	714.375	4299.39	854.325	4439.34
PVIN	18	872.325	4299.39	1012.275	4439.34
PVIN	19	398.475	3858.93	538.425	3998.88
PVIN	20	556.425	3858.93	696.375	3998.88
PVIN	21	714.375	3858.93	854.325	3998.88
PVIN	22	872.325	3858.93	1012.275	3998.88
PVIN	23	398.475	3698.73	538.425	3838.68
PVIN	24	556.425	3698.73	696.375	3838.68
PVIN	25	714.375	3698.73	854.325	3838.68
PVIN	26	872.325	3698.73	1012.275	3838.68
PVIN	27	398.475	3259.17	538.425	3399.12
PVIN	28	556.425	3259.17	696.375	3399.12
PVIN	29	714.375	3259.17	854.325	3399.12
PVIN	30	872.325	3259.17	1012.275	3399.12
PVIN	31	398.475	3098.97	538.425	3238.92
PVIN	32	556.425	3098.97	696.375	3238.92
PVIN	33	714.375	3098.97	854.325	3238.92
PVIN	34	872.325	3098.97	1012.275	3238.92
PVIN	35	398.475	2659.41	538.425	2799.36
PVIN	36	556.425	2659.41	696.375	2799.36
PVIN	37	714.375	2659.41	854.325	2799.36
PVIN	38	872.325	2659.41	1012.275	2799.36
PVIN	39	398.475	2499.21	538.425	2639.16
PVIN	40	556.425	2499.21	696.375	2639.16
PVIN	41	714.375	2499.21	854.325	2639.16
PVIN	42	872.325	2499.21	1012.275	2639.16
PGND	43	270.855	1643.76	410.805	1783.71
PGND	43				
PGND	44	428.805 586.755	1643.76 1643.76	568.755 726.705	1783.71 1783.71



## 表 6-3. Bond Pad Coordinates in Microns (continued)

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
PGND	46	744.705	1643.76	884.655	1783.71
PGND	47	902.655	1643.76	1042.605	1783.71
PGND	48	270.855	1492.65	410.805	1632.6
PGND	49	428.805	1492.65	568.755	1632.6
PGND	50	586.755	1492.65	726.705	1632.6
PGND	51	744.705	1492.65	884.655	1632.6
PGND	52	902.655	1492.65	1042.605	1632.6
PGND	53	270.855	1023.66	410.805	1163.61
PGND	54	428.805	1023.66	568.755	1163.61
PGND	55	586.755	1023.66	726.705	1163.61
PGND	56	744.705	1023.66	884.655	1163.61
PGND	57	902.655	1023.66	1042.605	1163.61
PGND	58	270.855	872.55	410.805	1012.5
PGND	59	428.805		568.755	
			872.55		1012.5
PGND	60	586.755	872.55	726.705	1012.5
PGND	61	744.705	872.55	884.655	1012.5
PGND	62	270.855	403.56	410.805	543.51
PGND	63	428.805	252.45	568.755	392.4
PGND	64	428.805	403.56	568.755	543.51
PGND	65	586.755	252.45	726.705	392.4
PGND	66	586.755	403.56	726.705	543.51
PGND	67	744.705	252.45	884.655	392.4
PGND	68	744.705	403.56	884.655	543.51
PGND	69	902.655	252.45	1042.605	392.4
PGND	70	902.655	403.56	1042.605	543.51
PGND	71	902.655	872.55	1042.605	1012.5
PH	72	1243.125	106.02	1383.075	245.97
PH	73	1243.125	543.69	1383.075	683.64
PH	74	1243.125	732.42	1383.075	872.37
PH	75	1401.075	106.02	1541.025	245.97
PH	76	1401.075	543.69	1541.025	683.64
PH	77	1559.025	106.02	1698.975	245.97
PH	78	1716.975	106.02	1856.925	245.97
PH	79	1874.925	543.69	2014.875	683.64
PH	80	1716.975	543.69	1856.925	683.64
PH	81	1559.025	543.69	1698.975	683.64
PH	82	1874.925	732.42	2014.875	872.37
PH	83	1716.975	732.42	1856.925	872.37
PH	84	1559.025	732.42	1698.975	872.37
PH	85	1401.075	732.42	1541.025	872.37
PH	86	1874.925	1163.79	2014.875	1303.74
PH	87	1716.975	1163.79	1856.925	1303.74
PH	88	1559.025	1163.79	1698.975	1303.74
PH	89	1401.075	1163.79	1541.025	1303.74
PH	90	1243.125	1163.79	1383.075	1303.74



## 表 6-3. Bond Pad Coordinates in Microns (continued)

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
PH	91	1874.925	1352.52	2014.875	1492.47
PH	92	1716.975	1352.52	1856.925	1492.47
PH	93	1559.025	1352.52	1698.975	1492.47
PH	94	1401.075	1352.52	1541.025	1492.47
PH	95	1243.125	1352.52	1383.075	1492.47
PH	96	1874.925	1786.68	2014.875	1926.63
PH	97	1716.975	1786.68	1856.925	1926.63
PH	98	1559.025	1786.68	1698.975	1926.63
PH	99	1401.075	1786.68	1541.025	1926.63
PH	100	1243.125	1786.68	1383.075	1926.63
PH	101	1839.915	2356.245	1979.865	2496.195
PH	102	1681.965	2356.245	1821.915	2496.195
	102				
PH		1524.015	2356.245	1663.965	2496.195
PH	104	1366.065	2356.245	1506.015	2496.195
PH	105	1839.915	2802.375	1979.865	2942.325
PH	106	1681.965	2802.375	1821.915	2942.325
PH	107	1524.015	2802.375	1663.965	2942.325
PH	108	1366.065	2802.375	1506.015	2942.325
PH	109	1839.915	2956.005	1979.865	3095.955
PH	110	1681.965	2956.005	1821.915	3095.955
PH	111	1524.015	2956.005	1663.965	3095.955
PH	112	1366.065	2956.005	1506.015	3095.955
PH	113	1839.915	3402.135	1979.865	3542.085
PH	114	1681.965	3402.135	1821.915	3542.085
PH	115	1524.015	3402.135	1663.965	3542.085
PH	116	1366.065	3402.135	1506.015	3542.085
PH	117	1839.915	3555.765	1979.865	3695.715
PH	118	1681.965	3555.765	1821.915	3695.715
PH	119	1524.015	3555.765	1663.965	3695.715
PH	120	1366.065	3555.765	1506.015	3695.715
PH	121	1839.915	4001.895	1979.865	4141.845
PH	122	1681.965	4001.895	1821.915	4141.845
PH	123	1524.015	4001.895	1663.965	4141.845
PH	124	1366.065	4001.895	1506.015	4141.845
PH	125	1839.915	4155.525	1979.865	4295.475
PH	126	1681.965	4155.525	1821.915	4295.475
PH	127	1524.015	4155.525	1663.965	4295.475
PH	128	1366.065	4155.525	1506.015	4295.475
PWRGD	129	1954.305	5335.605	2094.255	5475.555
RSC	130	1954.305	5533.56	2094.255	5673.51
SS/TR	131	1954.305	5731.515	2094.255	5871.465
VSENSE	132	1954.305	5910.615	2094.255	6050.565
COMP	133	1954.305	6116.715	2094.255	6256.665
REFCAP	134	1954.305	6948.45	2094.255	7088.4

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN	-0.3	7.5	
	PVIN	-0.3	7.5	
	EN	-0.3	7.5	
VIN	RSC	-0.3	3.3	
	VSENSE	-0.3	3.3	
	3.3	V		
	PWRGD	-0.3	7.5	
	SS/TR	-0.3	3.3	
	RT	-0.3	3.3	
	SYNC1	-0.3	7.5	
	SYNC2	-0.3	7.5	
Dutput voltage	REFCAP	-0.3	3.3	
Output voltage	PH	-1	7.5	V
Output voltage  Idiff  ource current  ink current  Operating junction temperature	PH 10-ns transient	-3	7.5	
Vdiff	(GND to exposed thermal pad)	-0.2	0.2	V
Cauras aurent	PH		Current limit	Α
Source current	RT		±100	μA
	PH		Current limit	Α
Source current	PVIN		Current limit	Α
	±200	μA		
	PWRGD	-0.1	5	mA
Operating junction tempe	prature	-55	150	°C
Storage temperature, T <sub>sti</sub>	1	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V(ESD)	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1000	·

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
I <sub>OUT</sub>	Maximum switching current			18	Α
T <sub>J</sub>	Junction operating temperature	<b>–</b> 55		125	°C

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

### 7.4 Thermal Information

		TPS7H4		
	THERMAL METRIC(1)	CDFP	HTSSOP	UNIT
		34 PINS	44 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.3	23.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	9.5	12.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	1.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	6.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.4	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.3	6.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953)

## 7.5 Electrical Characteristics - All Devices

 $T_J = -55^{\circ}\text{C}$  to 125°C,  $V_{IN} = P_{VIN} = 3 \text{ V}$  to 7 V (unless otherwise noted)

PARAMETER	TEST C	CONDITIONS	SUBGROUP <sup>(1)</sup>	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN AND PVIN PINS)							
PVIN operating input voltage			1, 2, 3	3.0		7.0	V
PVIN internal UVLO threshold	PVIN rising	PVIN rising		2.425	2.50	2.575	V
PVIN internal UVLO hysteresis	Load = 0 A		1, 2, 3	425	450	475	mV
VIN operating input voltage			1, 2, 3	3.0		7.0	V
VIN internal UVLO threshold	VIN rising		1, 2, 3	2.71	2.75	2.80	V
VIN internal UVLO hysteresis			1, 2, 3	134	150	178	mV
VIN shutdown supply current	V <sub>EN</sub> = 0 V		1, 2, 3		2.32	2.85	mA
VIN operating – non switching supply current	V <sub>SENSE</sub> = V <sub>BG</sub>		1, 2, 3		4	6	mA
ENABLE AND UVLO (EN PIN)						'	
For this Above to the	Rising		1, 2, 3	1.110	1.14	1.172	
Enable threshold	Falling		1, 2, 3	1.080	1.11	1.148	V
Input current	V <sub>EN</sub> = 1.1 V		1, 2, 3	4.8	6.1	7.6	μA
Hysteresis current	V <sub>EN</sub> = 1.3 V		1, 2, 3	2.4	3.0	3.9	μA
ERROR AMPLIFIER							
Error amplifier input offset voltage	V <sub>SENSE</sub> = 0.6 V		1, 2, 3	-2		2.55	mV
VSENSE pin input current	V <sub>SENSE</sub> = 0.6 V		1, 2, 3	-15		15	nA
Error amplifier transconductance (g <sub>m</sub> )	-2 μA < I <sub>COMP</sub> < 2 μA, V <sub>(COMP)</sub> = 1 V		9, 10, 11	1150	1800	2400	μS
Error amplifier DC gain <sup>(2)</sup>	V <sub>SENSE</sub> = 0.6 V				10000		V/V
Error amplifier source	V <sub>(COMP)</sub> = 1 V, 100-m	N input overdrive	1, 2, 3	100	140	190	μA
Error amplifier sink	V <sub>(COMP)</sub> = 1 V, 100-m	N input overdrive	1, 2, 3	100	140	190	μA
Error amplifier output resistance					7		МΩ
		–55°C	3	28	38	49	
COMP to Iswitch gm <sup>(3)</sup>	COMP = 0.5 V	25°C	1	29	40	50	s
		125°C	2	30	41	52	
SLOPE COMPENSATION							
	f <sub>SW</sub> = 100 kHz, RSC	= 1.1 ΜΩ			-1.2		
Slope compensation <sup>(4)</sup>	f <sub>SW</sub> = 500 kHz, RSC	= 196 kΩ			-6.0		A/µs
	f <sub>SW</sub> = 1000 kHz, RS0	C = 80.6 kΩ			-16.0		
THERMAL SHUTDOWN						'	
Thermal shutdown					190		°C
Thermal shutdown hysteresis					18		°C
INTERNAL SWITCHING FREQUENCY						'	
Internally out fraguency	PT = Open	VIN = 3 V	4, 5, 6	444	473	515	
Internally set frequency	RT = Open	VIN = 5 V	4, 5, 6	449	502	560	kHz



## $T_J$ = -55°C to 125°C, $V_{IN}$ = $P_{VIN}$ = 3 V to 7 V (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	SUBGROUP <sup>(1)</sup>	MIN	TYP	MAX	UNIT
	RT = 1.07 MΩ (1%)	VIN = 3 V	4, 5, 6	80	98	125	
	1.07 1012 (170)	VIN = 5 V	4, 5, 6	80	100	125	
	RT = 165 kΩ (1%)	VIN = 3 V	4, 5, 6	455	495	535	kHz
Externally set frequency	K1 - 105 K2 (170)	VIN = 5 V	4, 5, 6	475	523	615	
		VIN = 3 V	4, 5, 6	689	850	1011	
	RT = 73.2 kΩ (1%)	VIN = 5 V	4, 5, 6	760	986	1212	
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VIN = 5 V, TID = 100 krad(Si)	4	760	1145	1425	
EXTERNAL SYNCHRONIZATION							
SYNC1/SYNC2 out low-to-high rise time (10%/90%)	Cload = 25 pF		9, 10, 11		70	180	ns
SYNC1/SYNC2 out high-to-low fall time (90%/ 10%)	Cload = 25 pF		9, 10, 11		10	21	ns
SYNC2 to SYNC1 rising edge phase shift			9, 10, 11	77	85	94	۰
SYNC1 falling edge delay <sup>(3)</sup>			9, 10, 11	165	180	185	۰
SYNC1/SYNC2 out high level threshold	I <sub>OH</sub> = 50 μA		1, 2, 3	VIN – 0.3			V
SYNC1/SYNC2 out low level threshold	I <sub>OL</sub> = 50 μA		1, 2, 3			600	mV
	PVIN = VIN = 3 V			8		800	4
SYNC1/SYNC2 in low level threshold	PVIN = VIN = 5 V		1, 2, 3	,		800	
	PVIN = VIN = 7 V <sup>(3)</sup>					800	
	PVIN = VIN = 3 V			2.25			
SYNC1/SYNC2 in high level threshold	PVIN = VIN = 5 V		1, 2, 3	3.5			V
	$PVIN = VIN = 7 V^{(3)}$			4.9			
SYNC1 in frequency range	PVIN = VIN = 5 V		4, 5, 6	100		1000	kHz
SYNC1 in duty cycle range	Duty cycle of external of	lock	4, 5, 6	40		60	%
PH (PH PIN)							
Minimum on time	Measured at 10% to 90 I <sub>PH</sub> = 2 A, VIN = 3 V	% of VIN,	9, 10, 11		190	235	
ivinimum on ume	Measured at 10% to 90% of VIN, I <sub>PH</sub> = 2 A, VIN = 5 V		9, 10, 11		190	225	ns
SOFT START AND TRACKING (SS/TR PIN)							
SS charge current			1, 2, 3	1.5	2.5	3	μΑ
SS/TR to VSENSE matching <sup>(3)</sup>	V <sub>(SS/TR)</sub> = 0.3 V		1, 2, 3		30	90	mV
POWER GOOD (PWRGD PIN)							
	V <sub>SENSE</sub> falling (fault)			90	91		
VSENSE threshold	V <sub>SENSE</sub> rising (good) V <sub>SENSE</sub> rising (fault)		1 2 2		94	97	%VREF
VOLIVOE UII ESTIOIU			1, 2, 3		109	111	
	V <sub>SENSE</sub> falling (good)			103	106		
Output high leakage	V <sub>SENSE</sub> = VREF, V(PWRGD) = 5 V		1, 2, 3		30	181	nA
Output low	I <sub>(PWRGD)</sub> = 2 mA		1, 2, 3			0.3	V
Minimum VIN for valid output	V <sub>(PWRGD)</sub> < 0.5 V at 10	) μΑ	1, 2, 3		0.6	1	V
Minimum SS/TR voltage for PWRGD			1, 2, 3			1.1	V

<sup>(1)</sup> For subgroup definitions, see Quality Conformance Inspection table.

<sup>(2)</sup> Ensured by design only. Not tested in production.

<sup>(3)</sup> Bench verified. Not tested in production.

<sup>(4)</sup> Example values are shown in the table. Actual values are application specific and should be calculated as detailed in the *Slope Compensation* section.



## 7.6 Electrical Characteristics: CDFP and KGD Options

 $T_J = -55^{\circ}C$  to 125°C,  $V_{IN} = P_{VIN} = 3 \text{ V}$  to 7 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUBGROUP <sup>(1)</sup>	MIN	TYP	MAX	UNIT		
VOLTAGE REFERENCE									
Internal voltage reference initial tolerance	0 A ≤ lout ≤ 18 A, 25°C	0 A ≤ lout ≤ 18 A, 25°C	1	0.599	0.605	0.612	V		
Internal valtage reference	0 A ≤ lout ≤ 18 A	–55°C	3	0.595	0.602	0.609	V		
Internal voltage reference	0 A \( \) 10 U \( \) 10 A	125°C	2	0.600	0.607	0.613			
REFCAP voltage	REFCAP = 470 nF	•	1, 2, 3	1.191	1.209	1.226	V		
MOSFET									
		–55°C	3		16	22			
	PVIN = VIN = 3 V, lead length = 3 mm	25°C	1		22	25			
		125°C	2		30	34			
		–55°C	3		14	19			
High-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V, lead length = 3 mm	25°C	1		20	22	mΩ		
		125°C	2		27	30			
	PVIN = VIN = 7 V, lead length = 3	–55°C	3		13	18			
		25°C	1		17	21			
	mm <sup>(3)</sup>	125°C	2		23	28			
	PVIN = VIN = 3 V, lead length = 3 mm	–55°C	3		8	11	mΩ		
		25°C	1		9	12			
	caa congar o min	125°C	2		14	18			
		–55°C	3		7	10			
Low-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V, lead length = 3 mm	25°C	1		9	11			
	load longin o min	125°C	2		13	17			
	PVIN = VIN = 7 V,	–55°C	3		5	7			
	lead length = 3	25°C	1		8	10			
	mm <sup>(3)</sup>	125°C	2		13	15			
OVERCURRENT PROTECTION						'			
High-side switch current limit threshold <sup>(3)</sup>	VIN = 7 V		1, 2, 3		25	32	Α		
Low-side switch sourcing overcurrent threshold <sup>(3)</sup>	VIN = 7 V		1, 2, 3	21	29	37	Α		
Low-side switch sinking overcurrent threshold <sup>(3)</sup>	VIN = 7 V		1, 2, 3	4.5	6		Α		

For subgroup definitions, see Quality Conformance Inspection table. (1)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> (3)

Measured at pins
Bench verified. Not tested in production.



## 7.7 Electrical Characteristics: HTSSOP (SHP) Option

 $T_J = -55$ °C to 125°C,  $V_{IN} = P_{VIN} = 3 \text{ V}$  to 7 V (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	SUBGROUP <sup>(1)</sup>	MIN	TYP	MAX	UNIT
VOLTAGE REFERENCE						•	
Internal voltage reference initial tolerance	0 A ≤ lout ≤ 18 A, 25°	С	1	0.598	0.605	0.613	V
Internal voltage reference	0 A ≤ lout ≤ 18 A	-55°C	3	0.594	0.602	0.609	٧
	0 A ≥ 10ut ≥ 10 A	125°C	2	0.599	0.607	0.614	
REFCAP voltage	REFCAP = 470 nF	•	1, 2, 3	1.189	1.209	1.228	V
MOSFET							
		–55°C	3		16	18	
	PVIN = VIN = 3 V	25°C	1		19	21	
		125°C	2		23	27	
		–55°C	3		14	16	
High-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V	25°C	1		17	19	$m\Omega$
		125°C	2		20	23	l
	PVIN = VIN = 7 V <sup>(3)</sup>	–55°C	3		13	15	
		25°C	1		15	18	
		125°C	2		19	22	
	PVIN = VIN = 3 V	–55°C	3		7	11	mΩ
		25°C	1		9	12	
		125°C	2		13	17	
		–55°C	3		6	10	
Low-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V	25°C	1		9	11	
		125°C	2		12	15	
		–55°C	3		5	9	
	$PVIN = VIN = 7 V^{(3)}$	25°C	1		8	10	
		125°C	2		11	14	
OVERCURRENT PROTECTION	I						
High-side switch current limit threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3		27	34	Α
Low-side switch sourcing overcurrent threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3		25	32	Α
Low-side switch sinking overcurrent threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3	3.5	6		Α

For subgroup definitions, see Quality Conformance Inspection table. (1)

Measured at pins.
Bench verified. Not tested in production. (2) (3)



## 7.8 Electrical Characteristics: HTSSOP (QMLP) Option

 $T_J = -55^{\circ}C$  to 125°C,  $V_{IN} = P_{VIN} = 3 \text{ V}$  to 7 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUBGROUP <sup>(1)</sup>	MIN	TYP	MAX	UNIT
VOLTAGE REFERENCE							
Internal voltage reference initial tolerance	0 A ≤ lout ≤ 18 A, 25°	C	1	0.599	0.605	0.612	V
Internal voltage reference	0 A ≤ lout ≤ 18 A	-55°C	3	0.595	0.602	0.609	V
internal voltage reference	0 A \$ 100t \$ 16 A	125°C	2	0.600	0.607	0.613	<b>V</b>
REFCAP voltage	REFCAP = 470 nF		1, 2, 3	1.189	1.209	1.228	V
MOSFET						•	
		–55°C	3		16	18	
	PVIN = VIN = 3 V	25°C	1		19	21	
		125°C	2		23	27	
		–55°C	3		14	16	
High-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V	25°C	1		17	19	$\boldsymbol{m}\Omega$
		125°C	2		20	23	
		–55°C	3		13	15	
	$PVIN = VIN = 7 V^{(3)}$	25°C	1	1	15	18	4 1
		125°C	2		19	22	
	PVIN = VIN = 3 V	–55°C	3		7	11	
		25°C	1		9	12	
		125°C	2		13	17	
		–55°C	3		6	10	
Low-side switch resistance <sup>(2)</sup>	PVIN = VIN = 5 V	25°C	1		9	11	mΩ
		125°C	2		12	15	
		–55°C	3		5	9	
	$PVIN = VIN = 7 V^{(3)}$	25°C	1		8	10	
		125°C 2	2		11	14	
OVERCURRENT PROTECTION		•				'	
High-side switch current limit threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3		27	34	Α
Low-side switch sourcing overcurrent threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3		25	32	Α
Low-side switch sinking overcurrent threshold <sup>(3)</sup>	V <sub>IN</sub> = 7 V		1, 2, 3	3.5	6		Α

For subgroup definitions, see Quality Conformance Inspection table. (1)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> (3) Measured at pins.
Bench verified. Not tested in production.



## 7.9 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A


SUBGROUP	DESCRIPTION	TEMP (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	<b>-</b> 55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	<b>–</b> 55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	<b>-</b> 55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	<b>-</b> 55


Product Folder Links: TPS7H4001-SP




### 7.10 Typical Characteristics


Typical characteristics taken with the CDFP package option. Efficiency data was collected using the TPS7H4001EVM-CVAL with 2 inductors in parallel. For 100-kHz data, each inductor was L = 10  $\mu$ H, part number = SER1390-103ML. For 500-kHz and 1000-kHz data, each inductor was L = 1.8  $\mu$ H, part number = SER1360-182KL.

















Product Folder Links: TPS7H4001-SP







図 7-32. Efficiency for VIN = 7 V, VOUT = 1.8 V at 500-kHz Switching Frequency







図 7-33. Efficiency for VIN = 7 V, VOUT = 2.5 V at 500-kHz Switching Frequency

図 7-34. Efficiency for VIN = 7 V, VOUT = 3.3 V at 500-kHz Switching Frequency







図 7-35. Efficiency for VIN = 3 V, VOUT = 1 V at 1000-kHz Switching Frequency

図 7-36. Efficiency for VIN = 3 V, VOUT = 1.5 V at 1000-kHz Switching Frequency








図 7-43. Efficiency for VIN = 5 V, VOUT = 3.3 V at 1000-kHz Switching Frequency




図 7-44. Efficiency for VIN = 7 V, VOUT = 1.8 V at 1000-kHz Switching Frequency




図 7-45. Efficiency for VIN = 7 V, VOUT = 2.5 V at 1000-kHz Switching Frequency




図 7-46. Efficiency for VIN = 7 V, VOUT = 3.3 V at 1000-kHz Switching Frequency




図 7-47. Efficiency for VIN = 5 V, VOUT = 1 V at 100-kHz and 500-kHz Switching Frequency

## 8 Detailed Description

#### 8.1 Overview

The device is a 7-V, 18-A synchronous step-down (buck) converter with two integrated MOSFETs; a PMOS for the high side and a NMOS for the low side. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which also simplifies external frequency compensation. The wide switching frequency, 100 kHz to 1 MHz, allows for efficiency and size optimization when selecting the output filter components. The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 18 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

The device is designed for safe monotonic startup into prebiased loads. The default start up is when VIN is typically 2.75 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. The total operating current for the device is approximately 4 mA when not switching and under no load. When the device is disabled, the supply current is typically 2.3 mA.

The device has a power-good comparator (PWRGD) with hysteresis, which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET, which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage VREF and asserts high when the VSENSE pin voltage is 94% to 106% of the VREF.

The SS/TR (soft-start/tracking) pin is used to minimize inrush currents or provide power-supply sequencing during power-up. A small-value capacitor or resistor divider should be coupled to the pin for soft-start or critical power-supply sequencing requirements. If VSENSE is greater than the voltage at SS during startup, the device will enter into a pulse-skipping mode.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power-good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the VREF. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections, which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the soft-start circuit automatically when the junction temperature drops 18°C (typical) below the thermal shutdown trip point.


Product Folder Links: TPS7H4001-SP

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system. Both pins have an input voltage range from 3 V to 7 V. A voltage divider connected to the EN pin can adjust the input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power-up behavior.

## 8.3.2 Voltage Reference

The device generates an internal 1.21-V bandgap reference that is utilized throughout the various control logic blocks. This is the voltage present on the REFCAP and SS/TR pins during steady state operation. This voltage is divided down to 0.604 V to produce the reference for the error amplifier. The error amplifier reference is measured at the COMP pin to account for offsets in the error amplifier and maintains regulation within ±1.5% across line, load, temperature, and TID (or ±1.7% for the SHP option) as shown in the *Specifications*. A 470-nF capacitor to ground is required at the REFCAP pin for proper electrical operation as well as to ensure robust SET performance of the device.

#### 8.3.3 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. TI recommends to use 1% tolerance or better resistors. Start with a 10 k $\Omega$  for R<sub>TOP</sub> and use  $\not\equiv$  1 to calculate R<sub>BOTTOM</sub>. To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R_{BOTTOM} = \frac{V_{REF}}{VOUT - V_{REF}} \times R_{TOP}$$
(1)

where

V<sub>REF</sub> = 0.604 V

#### 8.3.4 Safe Start-Up Into Prebiased Outputs

The device prevents the low-side MOSFET from discharging a prebiased output lower than the configured output voltage through the VSENSE pin.

#### 8.3.5 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.604-V voltage reference. The transconductance of the error amplifier is  $1800 \, \mu A/V$  during normal operation. The frequency compensation network is connected between the COMP pin and ground. The error amplifier DC gain is typically  $10,000 \, V/V$ .

#### 8.3.6 Enable and Adjust UVLO

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device enables operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low  $I_q$  state. The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150-mV typical.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN in split-rail applications, then the EN pin can be configured as shown in  $\boxtimes$  8-1,  $\boxtimes$  8-2, and  $\boxtimes$  8-3. A ceramic capacitor in parallel with the bottom resistor R<sub>2</sub> is recommended to reduce noise on the EN pin as used in the TPS7H4001-SP Evaluation Module. See the *TPS7H4001EVM-CVAL Evaluation Module (EVM) User's Guide* (SLVUBO5) for more information.

The EN pin has a small pullup current,  $I_p$ , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by  $I_h$  after the EN pin crosses the enable threshold. Calculate the UVLO thresholds with  $\pm 2$  and  $\pm 3$ .

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated






図 8-1. Adjustable VIN UVLO



## 図 8-2. Adjustable PVIN UVLO



### 図 8-3. Adjustable VIN and PVIN UVLO

$$R_{1} = \frac{V_{\text{START}} \times \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}} - V_{\text{STOP}}}{I_{p} \left(1 - \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}}\right) + I_{h}}$$
(2)

$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1}(I_{p} + I_{h})}$$
(3)

Product Folder Links: TPS7H4001-SP

#### where

- $I_h = 3 \mu A$   $I_p = 6.1 \mu A$   $V_{ENRISING} = 1.14 V$   $V_{ENFALLING} = 1.11 V$

#### 8.3.7 Adjustable Switching Frequency and Synchronization (SYNC)

The switching frequency of the device supports three modes of operations. The modes of operation are set by the conditions on the RT, SYNC1, and SYNC2 pins. At a high level, these modes can be described as internal oscillator, external synchronization, and primary-secondary operation modes.

#### 8.3.7.1 Internal Oscillator Mode

In internal oscillator mode, a resistor is connected between the RT pin and GND to configure the switching frequency,  $f_{SW}$ , of the device. The switching frequency is adjustable from 100 kHz to 1 MHz depending on the RT resistor value, which can be calculated using  $\not \equiv 4$ .  $\not \equiv 8-4$  shows the relationship curve between the RT resistor value and the configurable switching frequency range. It is recommended that the SYNC2 pin be connected to GND for this mode of operation.

$$RT = 223260 \times f_{SW}^{-1.159} \tag{4}$$

where

- RT in kΩ
- f<sub>SW</sub> in kHz




図 8-4. RT vs Switching Frequency

#### 8.3.7.2 External Synchronization Mode

In external synchronization mode, a resistor is connected between the RT pin and GND corresponding to the external clock frequency as indicated in  $\pm$  4 and  $\pm$  8-4. Low tolerance resistor values should be used for this purpose as this is necessary for proper slope compensation. The SYNC1 pin requires a toggling signal for this mode to be effective. The input signal gets internally inverted and as a result, the switching frequency of the device is 180° out of phase with that of SYNC1 pin. During the mode of operation, the SYNC1 pin connects to the input clock and the SYNC2 pin must be connected to either GND or VIN depending on whether it is desired to invert the clock SYNC1 receives. When SYNC2 is connected to GND, the clock provided on SYNC1 is inverted. When SYNC2 is connected to VIN, the input clock signal on SYNC1 does not get inverted. As a result, external synchronization mode can be used to connect 2, 3, or 4 devices in parallel using an external clock (at any frequency between 100 kHz and 1 MHz) as long as the clocks used for each device are in the proper out of phase configuration. If no external clock signal is detected for 20 µs, then the TPS7H4001-SP transitions to its internal clock and a switching frequency that is determined by the value of the RT resistor. If no external clock is available, then the primary-secondary operation mode can also be used to connect devices in parallel.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.3.7.3 Primary-Secondary Operation Mode

In primary-secondary mode, the RT pin of the primary device must be left floating. This sets the internal switching frequency of the device,  $f_{SW}$  to a typical 500 kHz and the SYNC1 pin becomes an output clock at the same frequency and phase as  $f_{SW}$ . In addition, the SYNC2 pin becomes an output clock at the same frequency but at 90° out of phase with respect to SYNC1. This SYNC1 and SYNC2 output clock signals, in combination with the state of the SYNC2 pins of the secondary devices, can be used to connect 2, 3, or 4 devices in parallel configuration.  $\boxtimes$  8-5 shows the SYNC1 and SYNC2 clock signals when the RT pin is floating in the primary device and how the signals can be used to generate the 90° out of phase clocks needed to connect 4 devices in parallel configuration (1 primary and 3 secondaries). The SYNC1b and SYNC2b indicate the clock signals being inverted either internally or due to the state of the SYNC2 pin in the secondary devices. When SYNC2 is connected to GND, the inverse functionality of the input clock signal in SYNC1 remains the same. When SYNC2 is connected to VIN, the input clock signal in SYNC1 does not get inverted. The RT pin of the secondary devices must have a resistor to GND corresponding to 500 kHz as indicated in  $\pm$  4 and  $\pm$  8-4. Low tolerance resistor values should be used for this purpose as this is necessary for proper slope compensation.




図 8-5. SYNC1 and SYNC2 Clock Signals in Primary-Secondary Mode

 $\boxtimes$  8-6 shows the SYNC1 and SYNC2 output signals from the primary device as well as signals and connections needed to operate 4 devices in parallel configuration. The  $f_{SW}$  clock signal by each device represents the switching frequency signal for the respective device.






図 8-6. Parallel Operation With SYNC1 and SYNC2 Pins

The 3 modes previously described are summarized in  $\pm$  8-1.

表 8-1. Switching Frequency, SYNC, and RT Pin Usage Table

MODE	RT PIN	SYNC1 PIN	SYNC2 PIN	SWITCHING FREQUENCY
Internal oscillator	Resistor to GND based	Floating	GND	Configurable using internal oscillator from 100 kHz to 1 MHz depending on RT resistor value
External synchronization	OII	External input clock. Signal will be inverted internally	GND or VIN	Internally synchronized to external clock between 100 kHz to 1 MHz
Primary	Float	Outputs 500-kHz clock in phase with internal switching frequency	Outputs 500-kHz clock at 90° out of phase with internal switching frequency	500 kHz

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.3.8 Soft-Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A  $C_{SS}$  capacitor on the SS/TR pin to GND implements a soft-start time.  $\not \equiv 5$  shows the equation for the nominal soft-start time,  $t_{SS}$ . This is the time it will take VOUT to go from 10% to 90% of the programmed voltage. The voltage reference (VREF) is 0.604 V and the soft-start charge current ( $I_{SS}$ ) is 2.5  $\mu$ A. When calculating the soft-start time  $t_{SS}$ , it is important to take into account the variation of the parameters  $C_{SS}$ , VREF and  $I_{SS}$  as these may cause  $t_{SS}$  to deviate from the nominal value in the actual implementation.

$$t_{SS}(ms) = \frac{0.8 \times C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$
(5)

When any of the following four scenarios occur the SS/TR pin is discharged:

- · the input UVLO is triggered,
- the EN pin is pulled below 1.05 V,
- · the high-side switch current limit threshold is exceeded, or
- a thermal shutdown event occurs

With the exception of the scenario where the high-side current limit threshold is exceeded, the device will then stop switching and enter into low current operation. At the subsequent power-up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft-start behavior.

The device will enter into a pulse-skipping mode during startup in the event that VSENSE is greater than the voltage at the SS/TR pin. During this period, the high-side switch will remain off and the low-side switch will remain on until VSENSE again falls below the voltage at SS/TR.

#### 8.3.9 Power Good (PWRGD)

The PWRGD pin is an open-drain output. When the VSENSE pin is between 94% and 106% of the internal voltage reference, the PWRGD pin pulldown is deasserted and the pin floats. TI recommends to use a pullup resistor between 10 k $\Omega$  to 100 k $\Omega$  to a voltage source that is equal to or less than VIN. The PWRGD is in a defined state when the VIN input voltage is greater than 1 V but has reduced current sinking capability. The PWRGD achieves full current sinking capability when the VIN input voltage is above 3 V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low if:


- the input UVLO or thermal shutdown are asserted,
- the EN pin is pulled low, or
- the SS/TR pin is below 1.1 V.



#### 8.3.10 Sequencing

Many of the common power-supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.


The sequential method is shown in 🗵 8-7 using two TPS7H4001-SP devices. The PWRGD pin of the first device is coupled to the EN pin of the second device, which enables the second power supply after the primary supply reaches regulation.



Copyright © 2017, Texas Instruments Incorporated

図 8-7. Sequential Start-Up Sequence

⊠ 8-8 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time, the pullup current source must be doubled in ₹ 5 as there is only one SS/TR capacitor. A similar situation applies if a resistor divider is used in the EN pin, that is, only one resistor divider is needed and the factor of 2 must be taken into account when calculating the resistor values. This ratiometric connection is the one used in primary mode as described in the *Adjustable Switching Frequency and Synchronization (SYNC)* section.



Copyright © 2017, Texas Instruments Incorporated

図 8-8. Ratiometric Start-Up Sequence

Ratiometric and simultaneous power-supply sequencing can be implemented by connecting the resistor network of  $R_1$  and  $R_2$  (shown in  $\boxtimes$  8-9) to the output of the power supply that needs to be tracked or another voltage

Submit Document Feedback

reference source. Using  $\not \equiv 6$  and  $\not \equiv 7$ , the tracking resistors can be calculated to initiate the VOUT<sub>2</sub> slightly before, after, or at the same time as VOUT<sub>1</sub>.  $\not \equiv 8$  is the voltage difference between VOUT<sub>1</sub> and VOUT<sub>2</sub>.

To design a ratiometric start-up in which the VOUT<sub>2</sub> voltage is slightly greater than the VOUT<sub>1</sub> voltage when VOUT<sub>2</sub> reaches regulation, use a negative number in  $\pm$  6 and  $\pm$  7 for  $\Delta$ V.  $\pm$  8 results in a positive number for applications where the VOUT<sub>2</sub> is slightly lower than VOUT<sub>1</sub> when VOUT<sub>2</sub> regulation is achieved.

The  $\Delta V$  variable is 0 V for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (V<sub>SS-OFFSET</sub> = 30 mV) in the soft-start circuit and the offset created by the pullup current source (I<sub>SS</sub> = 2.5  $\mu$ A) and tracking resistors, the V<sub>SS-OFFSET</sub> and I<sub>SS</sub> are included as variables in the equations.


To ensure proper operation of the device, the calculated  $R_1$  value from  $\pm$  6 must be greater than the value calculated in  $\pm$  9.

$$R_1 = \frac{\text{VOUT}_2 + \Delta V}{\text{V}_{\text{REF}}} \times \frac{\text{V}_{\text{SS-OFFSET}}}{\text{I}_{\text{SS}}}$$
 (6)

$$R_2 = \frac{V_{REF} \times R_1}{VOUT_2 + \Delta V - V_{REF}}$$
(7)

$$\Delta V = VOUT_1 - VOUT_2 \tag{8}$$

$$R_1 > 2800 \times VOUT_1 - 180 \times \Delta V \tag{9}$$



Copyright © 2017, Texas Instruments Incorporated

図 8-9. Ratiometric and Simultaneous Start-Up Sequence

#### 8.3.11 Output Overvoltage Protection (OVP)

The device incorporates an output OVP circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

#### 8.3.12 Overcurrent Protection

The device is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side and low-side MOSFET.

#### 8.3.12.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control, which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference, the high-side switch is turned off. In the event of an overcurrent detection, the following sequence of events occurs:

- · The SS/TR pin is discharged
- · When the voltage at SS/TR falls below VSENSE, the device will stop switching
- As VOUT decreases, VSENSE does as well. At the point when VSENSE is equal to the voltage at SS/TR, the
  device will begin switching again.

#### 8.3.12.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

When the low-side MOSFET turns off, the switch node voltage increases and forward biases the high-side MOSFET parallel diode (the high-side MOSFET is still off at this stage).

#### 8.3.13 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 190°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 172°C (typical).

#### 8.3.14 Turn-On Behavior

Minimum on-time specification determines the maximum operating frequency of the design. During soft-start, if the required duty cycle is less than the minimum controllable on-time, the device can enter into a pulse-skipping mode. Thus, instantaneous output pulses can be higher or lower than the desired voltage. This behavior is only evident when operating at high frequency with high bandwidth. When the minimum on-pulse is greater than the minimum controllable on-time, the turn-on behavior is normal.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.3.15 Slope Compensation

The device adds a compensating ramp to the switch current signal for all duty cycles. The slope compensation adjusts the peak current during the charging of the inductor to avoid instability of the system. As a result, the ideal slope compensation is defined as the output voltage divided by the inductor size as shown in  $\pm$  10. The slope compensation, SC, can be configured with a resistor to GND connected to the RSC pin. The RSC resistor value, in k $\Omega$ , can be calculated using  $\pm$  11, where SC is in A/ $\mu$ s and f<sub>SW</sub> is in kHz.

$$SC_{ideal} = \frac{di}{dt} = \frac{VOUT}{L}$$
 (10)

$$RSC = \frac{24000}{f_{SW}} + \frac{1040}{SC} - 30 \tag{11}$$

#### 8.3.15.1 Slope Compensation Requirements

All the design parameters are relevant when configuring the slope compensation. The first requirement is that the inductor peak current  $I_{Lpeak}$  must be less than the compensated maximum high side FET current,  $I_{Lmax}$  as shown in  $\pm$  12.

$$I_{\text{Lpeak}} < I_{\text{Lmax}}$$
 (12)

 $I_{Lpeak}$  can be calculated as shown in  $\pm$  13, where  $K_L$  relates  $I_{ripple}$  the inductor ripple current, to  $I_O$  the output current, as shown in  $\pm$  14.

$$I_{Lpeak} = I_0 + \frac{I_{ripple}}{2} = I_0 + \frac{K_L \times I_0}{2}$$
 (13)

$$K_{L} = \frac{I_{ripple}}{I_{O}} \tag{14}$$

 $I_{Lmax}$  is defined as the difference between the high side current limit specified in the *Electrical Characteristics*, and the change in current due to the ramp,  $I_{SC}$  as shown in  $\pm$  15.  $I_{SC}$  can be calculated using  $\pm$  16, where  $t_{ON}$  is the on time for the high side FET.  $t_{ON}$  depends on the switching frequency and is related to the duty cycle as shown in  $\pm$  17.

$$I_{Lmax} = I_{HS\_IL} - I_{SC}$$
(15)

$$I_{SC} = SC \times t_{ON} \tag{16}$$

$$t_{\rm ON} = \frac{1}{f_{\rm SW}} \times D = \frac{1}{f_{\rm SW}} \times \frac{\rm VOUT}{\rm VIN} \tag{17}$$

The last requirement related to the slope compensation is related to the maximum value for  $K_L$  depending on the SC value selected so that the desired  $I_O$  can be supported. In other words, the maximum value for  $K_L$  such that  $I_{Lpeak}$  is less than  $I_{Lmax}$ . By substituting  $\not \equiv 16$  and  $\not \equiv 17$  into the combinations of  $\not \equiv 13$  and  $\not \equiv 15$ , the equation for the maximum value for  $K_L$  can be derived as shown in  $\not \equiv 18$ .

$$K_{Lmax} < 2 \left[ \frac{I_{HS\_IL} - \frac{SC}{f_{SW}} \left( \frac{VOUT}{VIN} - 0.25 \right)}{I_0} - 1 \right]$$
(18)

#### 8.3.16 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits shown in 🗵 8-10. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

The following design guidelines are provided for advanced users who prefer to compensate using the general method.




図 8-10. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency  $f_{co}$ . A good starting point is one-tenth of the switching frequency,  $f_{SW}$ .
- 2. R<sub>3</sub> can be determined by:

$$R_{3} = \frac{2\pi \times f_{co} \times V_{OUT} \times C_{OUT}}{gm_{ea} \times V_{REF} \times gm_{ps}}$$
(19)

where  $gm_{ea}$  is the transconductance of the error amplifier (1800  $\mu$ S),  $gm_{ps}$  is the transconductance of the power stage (40 S) and VREF is the reference voltage (0.604 V).

3. Place a compensation zero at the dominant pole calculated in  $\stackrel{>}{\lesssim}$  20 using C<sub>1</sub> and R<sub>3</sub>. C<sub>1</sub> can be determined by  $\stackrel{>}{\lesssim}$  21.

$$f_{p} = \frac{1}{C_{OUT} \times R_{L} \times 2\pi}$$
(20)

$$C_1 = \frac{C_{OUT} \times R_L}{R_3} \tag{21}$$

4. C<sub>2</sub> is optional. It can be used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor C<sub>OUT</sub>.

$$C_2 = \frac{C_{OUT} \times R_{ESR}}{R_3} \tag{22}$$

#### 8.4 Device Functional Modes

## 8.4.1 Fixed-Frequency PWM Control

The device uses fixed frequency, peak current mode control. As a synchronous buck converter, the device normally operates in continuous current mode under all load conditions. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier, which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference, which compares to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS7H4001-SP device is a highly-integrated synchronous step-down DC-DC converter. The device is used to convert a higher DC-DC input voltage to a lower DC output voltage with a maximum output current of 18 A.

The TPS7H4001-SP user's guide is available on the TI website, *TPS7H4001EVM-CVAL Evaluation Module* (*EVM*) *User's Guide* (SLVUBO5). The guide highlights standard EVM test results, schematic, and BOM for reference.

# 9.2 Typical Application




図 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

This example highlights a design using the TPS7H4001-SP based on its evaluation module. For more details, please refer to the EVM user's guide, *TPS7H4001EVM-CVAL Evaluation Module (EVM) User's Guide* (SLVUBO5). A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage	1 V
Maximum output current	18 A
Transient response 9-A load step	ΔVOUT = 5%
Input voltage	5 V
Output voltage ripple	20 mVp-p
Start input voltage (rising V <sub>IN</sub> )	4.5 V
Stop input voltage (falling V <sub>IN</sub> )	4.3 V
Switching frequency	500 kHz

## 9.2.2 Detailed Design Procedure

# 9.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a switching frequency of 500 kHz is selected. Since the regulator can internally generate a 500-kHz switching frequency, no RT resistor is necessary but can be used if desired.

#### 9.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use  $\not\equiv$  23.  $K_L$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current,  $I_O$  as shown in  $\not\equiv$  14. The inductor ripple current is filtered by the output capacitor, therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer depending on specific system needs. Typical values for  $K_L$  range from 0.1 to 0.5. For low output currents, the value of  $K_L$  could be increased to reduce the value of the output inductor.

$$L = \frac{V_{INMAX} - VOUT}{I_O \times K_L} \times \frac{VOUT}{V_{INMAX} \times f_{SW}}$$
(23)

For this design example, use  $K_L = 0.1$  and the inductor value is calculated to be 0.9  $\mu$ H for nominal VIN = 5 V.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from  $\pm$  25 and  $\pm$  26.

$$I_{ripple} = \frac{V_{INMAX} - VOUT}{L} \times \frac{VOUT}{V_{INMAX} \times f_{SW}}$$
(24)

$$I_{Lrms} = \sqrt{I_0^2 + \frac{1}{12} \times \left(\frac{VOUT \times (V_{INMAX} - VOUT)}{V_{INMAX} \times L \times f_{SW}}\right)^2}$$
(25)



$$I_{Lpeak} = I_0 + \frac{I_{ripple}}{2}$$
 (26)

For this design, the RMS inductor current is 18 A and the peak inductor current is 18.9 A. To satisfy this requirement, two Coilcraft SER1360 inductors are used in parallel. These inductors have a saturation current rating of 17 A and a RMS current rating of 9.5 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated previously. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### 9.2.2.3 Output Capacitor Selection

There are several considerations in determining the value of the output capacitor. The selection of the output capacitor is driven by both the desired output voltage ripple and the allowable voltage deviation due to a large and abrupt change in load current. For space applications, the value of capacitance also has to account for the mitigation of single event effects (SEE). The output capacitance needs to be selected based on the more stringent of these three criteria. It is also important to note that the value of the output capacitor directly influences the modulator pole of the converter frequency response, as shown in *Small Signal Model for Frequency Compensation*.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. \$\neq\$27 shows the minimum output capacitance, from the electrical point of view, necessary to accomplish this.

$$C_{OUT} > \frac{2 \times \Delta I_0}{f_{SW} \times \Delta VOUT}$$
 (27)

Where  $\Delta I_O$  is the change in output current,  $f_{SW}$  is the regulator switching frequency, and  $\Delta VOUT$  is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in VOUT for a load step of 9 A. Also in this example,  $\Delta I_O = 9$  A and  $\Delta VOUT = 0.05 \times 1 = 0.05$  V. Using these numbers gives a minimum capacitance of 720  $\mu F$ . This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. However, for space applications and large capacitance values, tantalum capacitors are typically used, which have a certain ESR value to take into consideration.

式 28 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{SW}$  is the switching frequency,  $VOUT_{ripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 20 mV and the inductor ripple current is 1.8 A. Under these conditions, 式 28 yields 22.5  $\mu$ F.

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{I_{ripple}}{VOUT_{ripple}}$$
 (28)

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in, which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. 式 25 can be

used to calculate the RMS ripple current the output capacitor needs to support. For this application, 式 25 yields 519 mA.

式 29 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

式 29 indicates the ESR should be less than 11.11 m $\Omega$ .

$$R_{ESR} < \frac{VOUT_{ripple}}{I_{ripple}} \tag{29}$$

For this specific design, taking into consideration the stringent requirements for space applications, a total output capacitance of 2 mF with an equivalent ESR of approximately 2 m $\Omega$  has been selected.

#### 9.2.2.4 Input Capacitor Selection

The TPS7H4001-SP requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7  $\mu$ F of effective capacitance on the PVIN input voltage pins, and 4.7  $\mu$ F on the VIN input voltage pin. In some applications additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS7H4001-SP. The input ripple current can be calculated using  $\pm$  30.

$$I_{\text{CINrms}} = I_0 \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN\_MIN}}} \times \frac{(V_{\text{IN\_MIN}} - V_{\text{OUT}})}{V_{\text{IN\_MIN}}}}$$
(30)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this example, six 22- $\mu$ F and two 470- $\mu$ F 25-V capacitors in parallel have been selected as the VIN and PVIN inputs are tied together so the TPS7H4001-SP may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using \$\frac{1}{2}\$. Using the design example values, I<sub>OMAX</sub> = 18 A, C<sub>IN</sub> = 1.072 mF, f<sub>SW</sub> = 500 kHz, yields an input voltage ripple of 8.4 mV and a RMS input ripple current of 7.2 A.

$$\Delta VIN = \frac{I_{OMAX} \times 0.25}{C_{IN} \times f_{SW}}$$
(31)

#### 9.2.2.5 Soft-Start Capacitor Selection

The soft-start capacitor  $C_{SS}$ , determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS7H4001-SP reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using  $\stackrel{\star}{\lesssim} 5$ . The example circuit has the soft-start time set to an arbitrary value of about 2 ms, which requires a 10-nF capacitor. In TPS7H4001-SP,  $I_{SS}$  is 2.5- $\mu$ A typical, and  $V_{REF}$  is 0.604 V.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 9.2.2.6 Undervoltage Lockout (UVLO) Set Point

The UVLO can be adjusted using the external voltage divider network formed by  $R_1$  and  $R_2$ .  $R_1$  is connected between VIN and the EN pin of the TPS7H4001-SP and  $R_2$  is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above selected voltage (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below (UVLO stop or disable) voltage.  $\pm$  2 and  $\pm$  3 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified in  $\pm$  9-1, the nearest standard resistor value for  $R_1$  is 10 k $\Omega$  and for  $R_2$  is 3.4 k $\Omega$ .

## 9.2.2.7 Output Voltage Feedback Resistor Selection

The resistor divider network  $R_{TOP}$  and  $R_{BOTTOM}$  is used to set the output voltage. For the example design, 10 kΩ was selected for  $R_{TOP}$ . Using  $\gtrsim$  1,  $R_{BOTTOM}$  is calculated as 15.32 kΩ. The nearest standard 1% resistor is 15.4 kΩ.

#### 9.2.2.7.1 Minimum Output Voltage

Due to the internal design of the TPS7H4001-SP, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.604 V. Above 0.604 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by  $\pm$  32.

$$V_{OUTMIN} = V_{INMIN} \times t_{ON,MIN} \times f_{sw}$$
(32)

In this equation:

- V<sub>OUTMIN</sub> is the minimum output voltage
- V<sub>INMIN</sub> is the minimum input voltage for the application
- t<sub>ON,MIN</sub> is the minimum on-time for the device, for which the maximum specification is 235 ns
- f<sub>sw</sub> is the switching frequency of the application.

#### 9.2.2.8 Compensation Component Selection

There are several industry techniques used to compensate DC-DC regulators. For this design, type 2B compensation is used as shown in the *Small Signal Model for Frequency Compensation* section.

A good starting rule of thumb is to set the crossover frequency to one-tenth of the switching frequency. This will generally provide good transient response and ensure that the modulator poles do not degrade phase margin.

The compensation components can be calculated using  $\pm$  19 and  $\pm$  21. The values calculated for R<sub>3</sub> and C<sub>1</sub> are 8.66 k $\Omega$  and 12 nF, respectively.

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of  $R_3$  and  $C_1$ . The pole frequency is given by  $\not \equiv 33$ .

$$f_{p} = \frac{1}{2\pi \times R_{3} \times C_{2}} \tag{33}$$



#### 9.2.3 Parallel Operation

The TPS7H4001-SP can be configured in primary-secondary mode to provide up to 72-A output current. For more details, please refer to the EVM user's guide, *TPS7H4001QEVM-CVAL Evaluation Module (EVM) User's Guide* (SLVUBW7). 

9-2 shows a parallel configuration that can be used to provide 36-A output.




図 9-2. Parallel Configuration Showing Primary and Secondary

The design procedure to configure the primary-secondary operation using the internal oscillator is as follows:

- The RT pin of the primary device must be left floating. This achieves two purposes, to set the frequency to 500 kHz (typical) using the internal oscillator and to configure the SYNC1 and SYNC2 pins of the primary device as output pins with a 500-kHz clock, in-phase and 90° out of phase, respectively to the internal oscillator of the primary device. For more details, see *Adjustable Switching Frequency and Synchronization* (SYNC) section.
- The RT pin on secondary device should be connected to a resistor such that the frequency of the secondary device matches the primary's frequency, 500 kHz in this case. See 🗵 8-4 for reference.

www.ti.com/ja-jp

- SYNC1 and/or SYNC2 pin of the primary device must be connected to the SYNC1 pin of the secondary device(s).
- Only a single feedback network is connected to the VSENSE pin of the primary device. Therefore, all VSENSE pins must be connected.
- Only a single compensation network is needed connected to the COMP pin of the primary device. Therefore all COMP pins must be connected.
- Only a single soft-start capacitor is needed connected to the SS pin of the primary device. Therefore all SS pins must be connected.
- Only a single enable signal (or resistor divider) is needed connected to the EN pin of the primary device. Therefore all EN pins must be connected.
- Since the primary device controls the compensation, soft-start and enable networks, the factor of n must be taken into account when calculating the components associated with these pins, where n is the number of devices in parallel.

The primary-secondary mode can also be implemented using an external clock. In such case, a different frequency other than 500 kHz can be used. When using an external clock, the RT and SYNC pin configurations vary as follows:

- · RT pins of both primary and secondary device must be connected to a resistor matching the frequency of the external clock being used. See 28-4 for reference.
- The external clock is connected to the SYNC1 pin of the primary device. A 10- $k\Omega$  resistor to GND should be connected to the SYNC1 pin as well.
- For two devices in parallel, an inverted clock (180° out of phase respect to the primary device) must be connected to the SYNC1 pin of the secondary device. A 10-k $\Omega$  resistor to GND should be connected to the SYNC1 pin as well. The SYNC2 pins of the primary and secondary devices should be connected to VIN.
- Another option for two devices in parallel is to use a single clock connected to the SYNC1 pins of both devices, with the SYNC2 pin of the primary device connected to VIN and the SYNC2 pin of the secondary device connected to GND.
- For four devices in parallel, the SYNC1 pin of each device can be supplied with a separate clock, each phase shifted 90° with respect to the other. In this configuration, all SYNC2 pins should be connected to VIN. There is also an option where two clocks can be used, where the second clock is phase shifted 90° with respect to the first. In this instance, the table below details how the SYNC1 and SYNC2 pins of each device should be configured.






図 9-3. Parallel Configuration With External Sync

表 9-2. Pin Connections for Four Parallel Devices Using External Sync and Two Clocks

		J
Device	SYNC1 Pin	SYNC2 Pin
1	Clock 1	VIN
2	Clock 2	VIN
3	Clock 1	GND
4	Clock 2	GND

The operation of multiple devices in parallel has an impact on some of the component calculations. For instance, since the enable pins are all connected together, the UVLO calculation as presented in the *Enable and Adjust UVLO* section will be modified according to the following equations, in which n is the number of paralleled devices:



$$R_{1} = \frac{V_{START} \times \frac{V_{ENFALLING}}{V_{ENRISING}} - V_{STOP}}{n \times I_{p} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}\right) + (n \times I_{h})}$$
(34)

$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + (n \times R_{1})(I_{p} + I_{h})}$$
(35)

Also, since all SS/TR pins will be connected for the paralleled devices, the soft-start calculation presented in the Soft-Start (SS/TR) section will be modified according to the following equation:

$$t_{SS}(ms) = \frac{0.8 \times C_{SS}(nF) \times V_{REF}(V)}{n \times I_{SS}(\mu A)}$$
(36)

The compensation design is detailed in the *Small Signal Model for Frequency Compensation* section. The equation for R<sub>3</sub> changes when the COMP pins of the devices in parallel are connected:

$$R_{3} = \frac{2\pi \times f_{co} \times VOUT \times C_{OUT}}{n \times gm_{ea} \times V_{REF} \times n \times gm_{ps}} = \frac{2\pi \times f_{co} \times VOUT \times C_{OUT}}{n^{2} \times gm_{ea} \times V_{REF} \times gm_{ps}}$$

$$(37)$$

Note that for parallel operation, the equations for the other compensation components, C1 and C2, will remain unchanged and still be calculated as shown in  $\pm$  21 and  $\pm$  22 due to the updated R3 calculation.



#### 9.2.4 Application Curve

The evaluation module for the TPS7H4001-SP was used to capture a load step response of the device. The testing conditions were:

- VIN = PVIN = 5 V
- VOUT = 1 V
- Load step = 9 A to 18 A
- Switching frequency = 500 kHz




図 9-4. 9-A Step Response for 500-kHz Switching Operation




図 9-5. Switch Node Waveform (PH) and Output Voltage Ripple for 500-kHz Switching Operation

# 9.3 Power Supply Recommendations

The TPS7H4001-SP is designed to operate from an input voltage supply range between 3 V and 7 V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7  $\mu$ F (after de-rating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, as well as additional bulk capacitance if the TPS7H4001-SP device is located more than a few inches away from its input power supply. Bypass capacitors should be placed as close as possible to the input pins and have a low impedance path to GND.

Larger values of bypass capacitance will improve the response to radiation induced transients. The TPS7H4001-SP Evaluation Module uses  $6 \times 22$ - $\mu$ F capacitors in addition to  $2 \times 470$ - $\mu$ F capacitors in parallel on the PVIN input. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies.

# 9.4 Layout

# 9.4.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See the Layout Example section for a PCB layout example.
- It is recommended to include a large topside area filled with ground. This top layer ground area should be
  connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor,
  and directly under the TPS7H4001-SP device to provide a thermal path from the exposed thermal pad land to
  ground. For operation at full rated load, the top side ground area together with the internal ground plane must
  provide adequate heat dissipating area.
- The GND pin should be tied directly to the thermal pad under the IC.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray
  inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help
  eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass
  capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.
   Make sure to connect this capacitor to the quieter analog ground trace rather than the power ground trace of the PVIN bypass capacitor.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- It is critical to keep the feedback trace away from inductor EMI and other noise sources. Run the feedback
  trace as far from the inductor, phase (PH) node, and noisy power traces as possible. Avoid routing this trace
  directly under the output inductor if possible. If not possible, ensure that the trace is routed on another layer
  with a ground layer separating the trace and inductor.
- Keep the resistive divider used to generate VSENSE voltage as close to the device pin as possible in order to reduce noise pickup.
- The RT and COMP pins are sensitive to noise as well, so components around these pins should be located
  as close as possible to the IC and routed with minimal lengths of trace.
- Make all of the power (high current) traces as short, direct, and thick as possible.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

Product Folder Links: TPS7H4001-SP

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 9.4.2 Layout Example




図 9-6. PCB Layout Example for CDFP package






図 9-7. PCB Layout Example for HTSSOP Package



# 10 Device and Documentation Support

# **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H4001EVM-CVAL Evaluation Module (EVM) user's guide
- Texas Instruments, TPS7H4001QEVM-CVAL Evaluation Module User's Guide user's guide
- Texas Instruments, TPS7H4001-SP Single-Event Effects Test Report radiation report
- Texas Instruments, TPS7H4001-SP Total Ionizing Dose (TID) radiation report
- Texas Instruments, TPS7H4001-SP Neutron Displacement Damage Characterization radiation report
- Texas Instruments, TPS7H4001-SP Model user's guide
- Texas Instruments, Texas Instruments Engineering Evaluation Units versus MIL-PRF-38535 QML Class V Processing brochure

# 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

# 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: TPS7H4001-SP



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7H4001-SP




# **DDW0044F**



# **PACKAGE OUTLINE**

# PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
   Features may differ or may not be present.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




## **EXAMPLE BOARD LAYOUT**

# **DDW0044F**

# PowerPAD ™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
  6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
  7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.



Product Folder Links: TPS7H4001-SP




# **EXAMPLE STENCIL DESIGN**

# **DDW0044F**

# PowerPAD ™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.10. Board assembly site may have different recommendations for stencil design.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 20-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
5962-1820501VXC	Active	Production	CFP (HKY)   34	15   TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962-1820501VXC TPS7H4001MHKYV
5962R1820501V9A	Active	Production	XCEPT (KGD)   0	25   OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R1820501VXC	Active	Production	CFP (HKY)   34	15   TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R1820501VXC TPS7H4001MHKYV
5962R1820502PYE	Active	Production	HTSSOP (DDW)   44	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1820502PYE
TPS7H4001HKY/EM	Active	Production	CFP (HKY)   34	15   TUBE	Yes	NIAU	N/A for Pkg Type	25 to 25	TPS7H4001HKY/EM
TPS7H4001MDDWTSHP	Active	Production	HTSSOP (DDW)   44	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	7H4001SHP
TPS7H4001Y/EM	Active	Production	XCEPT (KGD)   0	5   OTHER	Yes	Call TI	N/A for Pkg Type	25 to 25	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**


www.ti.com 20-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 22-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7H4001MDDWTSHP	HTSSOP	DDW	44	250	180.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Jun-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7H4001MDDWTSHP	HTSSOP	DDW	44	250	213.0	191.0	55.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 22-Jun-2025

# **TUBE**




## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-1820501VXC	HKY	CFP	34	15	506.98	32.77	9910	NA
5962R1820501VXC	HKY	CFP	34	15	506.98	32.77	9910	NA
TPS7H4001HKY/EM	HKY	CFP	34	15	506.98	32.77	9910	NA

6.1 x 14, 0.635 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC SMALL OUTLINE




## NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Features may differ or may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.




PLASTIC SMALL OUTLINE




NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.





CERAMIC FLATPACK



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. This package is hermetically sealed with a metal lid. The lid is connected to Pin 1.

- 4. The leads are gold plated.
- 5. Metal lid is connected to backside pad metallization



CERAMIC FLATPACK



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated