**TPS7H3301-SP** 



# TPS7H3301-SP シンクおよびソース耐放射線 3A DDR ターミネーション レギ ュレータ、VTTREF バッファ内蔵

### 1 特長

- 5962R14228 <sup>(1)</sup>:
  - 総吸収線量 (TID) 100krad(Si) までの放射線耐性 保証 (RHA) 認定
  - シングル イベントラッチアップ (SEL)、シングル イ ベントゲートラプチャー (SEGR)、シングルイベン トバーンアウト (SEB) の耐性:LET = 70MeVcm<sup>2</sup>/mg<sup>(2)</sup> まで
  - シングル イベント過渡 (SET)、シングル イベント機 能割り込み (SEFI)、シングル イベント アップセット (SEU) の耐性: 70MeV-cm<sup>2</sup>/mg<sup>(2)</sup> まで
- DDR、DDR2、DDR3、DDR3L、DDR4終端アプリケ ーションをサポート
- 入力電圧: 2.5V レールと 3.3V レールをサポート(3)
- 0.9V まで引き下げられた独立した低電圧入力 (VLDOIN) により電力効率が向上(3)
- 3A シンク/ソース終端レギュレータにドループ補償を
- イネーブル入力とパワー グッド出力による電源シーケ
- VTT ターミネーション レギュレータ
  - 出力電圧範囲:0.5~1.75 V
  - 3A のシンクおよびソース電流
- センス入力を備えた高精度分圧回路を内蔵
- リモート センシング (VTTSNS)
- VTTREF バッファ付きリファレンス
  - VDDQSNS に対する 49%~51% の精度 (±3mA)
  - ±10mA のシンクおよびソース電流
- 低電圧誤動作防止 (UVLO)、過電流制限 (OCL) 機能 を内蔵

### 2 アプリケーション

- コマンドとデータの処理 (C&DH)
- 光学画像処理ペイロード
- レーダー画像処理ペイロード

#### 3 概要


TPS7H3301-SP は、TID および SEE 耐放射線性のダ ブル データレート (DDR) 3A ターミネーション レギュレー タで、VTTREF バッファが内蔵されています。このレギュレ ータは、シングル ボード コンピュータ、ソリッド ステート レ コーダ、ペイロード処理などの宇宙向け DDR 終端アプリ ケーション用に、包括的でコンパクトな低ノイズソリューショ ンを提供するように特化して設計されています。

TPS7H3301-SP は DDR、DDR2、DDR3、DDR4 を使 用する DDR VTT 終端アプリケーションをサポートしてい ます。TPS7H3301-SP VTT レギュレータの高速過度応 答により、読み取り/書き込み状況で非常に安定した電源 を実現できます。遷移中、VTTREF 電源の高速トラッキン グ機能により、VTT/Voと VTTREF の間の電圧オフセット が最小化されます。シンプルな電源シーケンスを実現する ために、TPS7H3301-SP にはイネーブル入力とパワー グッド出力 (PGOOD) の両方が内蔵されています。 PGOOD 出力はオープンドレインであるため、複数のオ ープンドレイン出力に接続して、すべての電源がレギュレ ーションに入ったことを監視できます。イネーブル信号を 使用して、RAM (S3) パワーダウン モードへのサスペンド 中に VTT/Vo を放電することもできます。

### 製品情報(1)

部品番号 <sup>(3)</sup>	グレード	パッケージ			
5962R1422801VXC <sup>(2)</sup>	フライト グレード RHA 100krad(Si)	16ピン CFP			
5962-1422801VXC <sup>(2)</sup>	フライト グレード QMLV	9.6mm × 11.00mm			
TPS7H3301HKR/EM	エンジニアリング モジュー ル <sup>(4)</sup>	重量:1.55g <sup>(5)</sup>			
TPS7H3301EVM-CVAL	セラミック評価ボード	EVM			

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- 詳細については、『放射線レポート』を参照してください。 (2)
- (3) DDR2、DDR3、DDR3L、DDR4 に適用されます。DDR の場合、 入力電圧 = 3.3V (公称)。 DDR1 では V<sub>IN</sub> は 2.95~3.5V、 すべ ての DDR で V<sub>LDOIN</sub> > V<sub>TT</sub>/V<sub>O</sub> です。 DDR2 3A 負荷条件の場合、V<sub>IN</sub> は 2.45~3.5V です。  $V_{IN}$  ヘッドルーム:  $V_{IN\ MIN} \ge V_{TT}/V_O + 1.5V_o$
- これらのユニットは、技術的な評価のみを目的としています。標準 とは異なるフロー (バーンインがないなど) に従って処理されてお り、25℃の温度定格のみがテストされれています。これらのユニット は、認定、量産、放射線テスト、航空での使用には適していませ ん。 部品は、MIL に規定されている温度範囲全体 (-55℃~ 125℃) にわたる性能も動作寿命全体にわたる性能も保証されて いません。
- (5) 重量の精度は ±10% です。



標準の DDR アプリケーション



# Table of Contents

1 特長	1	7.4 Device Functional Modes	15
<b>2</b> アプリケーション		8 Application and Implementation	16
3 概要		8.1 Application Information	16
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		9 Layout	
6 Specifications		9.1 Layout Guidelines	
6.1 Absolute Maximum Ratings		9.2 Layout Example	
6.2 ESD Ratings		9.3 Thermal Considerations	
6.3 Recommended Operating Conditions		10 Device and Documentation Support	<mark>27</mark>
6.4 Thermal Information		10.1 Device Support	
6.5 Electrical Characteristics		10.2 Documentation Support	
6.6 Typical Characteristics		10.3ドキュメントの更新通知を受け取る方法	<mark>27</mark>
7 Detailed Description		10.4 サポート・リソース	<mark>27</mark>
7.1 Overview	13	10.5 Trademarks	<mark>27</mark>
7.2 Functional Block Diagram	13	10.6 静電気放電に関する注意事項	<mark>27</mark>
7.3 Feature Description	13	10.7 用語集	<mark>27</mark>
4 Revision History			
<b>4 Revision History</b> 資料番号末尾の英字は改訂を表しています。 その	の改訂履歴	は英語版に準じています。	

С	hanges from Revision B (June 2020) to Revision C (September 2024)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	Electrical characteristics are tested in ambient conditions of -55°C to 125°C, previous reference to T <sub>J</sub> is	-
	updated to T <sub>A</sub>	/
•	VTTSNS test condition to show -5mA test condition and updated limits; additional VTTSNS test condition	ons 7
	and limits at 5mA and -1A to 1A	/
•	Clarified specification name VLDOIN-VTT/V <sub>O</sub> to V <sub>DO</sub> , removed Note1	
•	Production testing coverage for V <sub>DO</sub> (VLDOIN-VTT/V <sub>O</sub> ) implemented across temperature, Note 2 has be	
	removed for test conditions previously appended with Note 2	
•	Updated I <sub>VOSCRL</sub> limits and test conditions for I <sub>VOSRCL</sub> and I <sub>VOSNCL</sub>	<mark>7</mark>
•	Production testing coverage of R <sub>DSCHRG</sub> implemented across temperature	<mark>7</mark>
•	Clarified test condition description for V <sub>TH(PG)</sub>	<mark>7</mark>
•	Removed VDDQSNS voltage range from Electrical Characterisitics table as this is contained in the	
	Recommended Operating Conditions table	<mark>7</mark>
•	Updated V <sub>VTTREF</sub> name to V <sub>VTTREF(load req)</sub> and added new accuracy spec, V <sub>VTTREFaccuracy</sub>	<mark>7</mark>
•	Clarified test conditions for I <sub>VTTREFSRCL</sub> & I <sub>VTTREFSNCCL</sub>	
•	V <sub>VINUVVIN</sub> tested across temperature	
•	I <sub>FNI FAK</sub> tested across temperature	
•	Removed Note for T <sub>SON</sub> , note is redundant for typical specifications	<mark>7</mark>
•	Revised reference to 100kΩ pull-up resistor	14
•	Updated power dissipation calculation for VDD/V <sub>IN</sub> and VLDOIN	
	·	

С	hanges from Revision A (June 2016) to Revision B (June 2020)	Page
•	DLA 図番号を変更	1
•	「特長」の耐放射線性能のまとめを変更	1
	サポートされている DDR 終端アプリケーションの機能説明を変更	
	特長で VTTREF 精度を変更	
	サポートされている <b>DDR</b> アプリケーションの説明を変更	

Product Folder Links: TPS7H3301-SP

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



### www.ti.com/ja-jp

•	「製品情報」の表にパッケージ重量を追加	1
•	Changed pin name references throughout document to be consistent	4
	Added additional thermal metrics	
•	Added clarification of T <sub>J</sub> temperature range in <i>Electrical Characteristics</i> table	<mark>7</mark>
	Changed ambiguous tolerance specification for VTT/V <sub>O</sub> to explicitly specify min/max range	
	Changed UVLO threshold hysteresis to own table entry	
	Changed naming on VTTREF plots for consistency	
	Added ceramic to capacitor description to meet stability requirements	
	Added correct cross reference for output current limit	
	Changed wording for clarity for V <sub>IN</sub> /VDD	
	Changed comment to reflect total ESR	
	JEDEC specification references	
	Changed to improved transient plot and description	
	Added or smaller for layout thermal via size	
	Changed to improved recommended layout diagram.	

3

Product Folder Links: TPS7H3301-SP English Data Sheet: SLVSCJ5



# **5 Pin Configuration and Functions**




図 5-1. HKR Package, 16-Pin CFP (Top View)

表 5-1. Pin Functions

PIN	l	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
VTTREF	1	0	Reference output. Connect to GND through 0.1-µF ceramic capacitor.		
VDDQSNS	2	I	VDDQ sense input. Reference input for VTTREF.		
	3				
VLDOIN	4	ı	Supply voltage for the LDO. Connect to VDDQ voltage or an alternate voltage source.		
	5				
	6				
PGND	7	1 —	Power ground. Connect output for the VTT/V <sub>O</sub> LDO to negative pin of the output capacitor.		
	8				
EN	9	ı	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device.		
VDD/V <sub>IN</sub>	10	I	2.5- or 3.3-V power supply. A ceramic decoupling capacitor with a value between 1 and 10 μF is required.		
PGOOD	11	0	PGOOD output pin. PGOOD pin is an open drain output to indicate the output voltage is within specification.		
	12				
VTT/V <sub>O</sub>	13	0	Power output for VTT/V <sub>O</sub> LDO.		
	14	1			
AGND	15	_	Signal ground. Connect to negative pin of output capacitors. <sup>(1)</sup>		
VTTSNS	16	ı	Voltage sense for VTT/V <sub>O</sub> . Connect to positive pin of the output capacitor or the load.		

(1) Thermal pad and package lid are internally connected to ground.

English Data Sheet: SLVSCJ5



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating temperature, unless otherwise noted<sup>(1)</sup>

	1 0 1		MIN	MAX	UNIT
		VDD/V <sub>IN</sub> , VLDOIN, VTTSNS, VDDQSNS	-0.36	3.6	
	Input voltage <sup>(2)</sup>	EN	-0.3	3.6	V
		PGND to AGND	-0.3	0.3	
	Output voltage(2)	VTT/V <sub>O</sub> , VTTREF	-0.3	3.6	V
Output voltage <sup>(2)</sup>	Output voltage	PGOOD	-0.3	3.6	V
TJ	Operating junction temperature		<b>-</b> 55	150	°C
T <sub>stg</sub>	Storage temperature		<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic Human-body model (HBM),	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	\/
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	<b>v</b>

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

English Data Sheet: SLVSCJ5

<sup>(2)</sup> All voltage values are with respect to the network ground (AGND) pin unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.3 Recommended Operating Conditions**

All voltage values are with respect to the network ground (AGND) pin unless otherwise noted

		MIN	NOM MAX	UNIT
Supply voltage	VDD/V <sub>IN</sub>	2.375	3.5	V
	VLDOIN	0.9	3.5	
	EN, VTTSNS	-0.1	3.5	
Voltago	VDDQSNS	1	3.5	V
Voltage  VTT/V <sub>O</sub> , PGOOD  VTTREF  PGND	VTT/V <sub>O</sub> , PGOOD	-0.1	3.5	V
	VTTREF	-0.1	1.8	
	PGND	-0.1	0.1	
TJ	Operating junction temperature	-55	125	°C

### **6.4 Thermal Information**

		TPS7H3301-SP	
	THERMAL METRIC <sup>(2)</sup> (1) (3)	HKR (CFP)	UNIT
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	24.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	5.8	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	8.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.54	°C/W

<sup>(1)</sup> Do not allow package body temperature to exceed 265°C at any time or permanent damage may result.

<sup>(2)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(3)</sup> Maximum power dissipation may be limited by overcurrent protection.



#### 6.5 Electrical Characteristics

Over full temperature range,  $T_A = -55$ °C to 125°C,  $VDD/V_{IN} = 3.3$  V and 2.375 V (for  $VDD/V_{IN} > VLDOIN$ ), VLDOIN = 1.8 V, VDDQSNS = 1.8 V, VTTSNS = 0.9 V,  $EN = VDD/V_{IN}$ , 標準の DDR アプリケーション unless otherwise noted. All voltage values are with respect to the network ground (AGND) pin unless otherwise noted.

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENT						
I <sub>VDD/Vin</sub>	Supply current	EN = 3.3 V, no load			18	30	mA
	01.11	EN = 0 V, VDDQSNS = 0, no load			3	5	
I <sub>VDD(SDN)</sub>	Shutdown current	EN = 0 V, VDDQSNS > 0.78 V, r	no load		6.5	8	mA
I <sub>VLDOIN</sub>	Supply current of VLDOIN	EN = 3.3 V, no load	N = 3.3 V, no load		575	1200	μA
I <sub>VLDOIN(SDN)</sub>	Shutdown current of VLDOIN	EN = 0 V, no load			50	100	μА
INPUT CURRI	ENT	,					
I <sub>VDDQSNS</sub>	Input current, VDDQSNS	EN = 3.3 V			4	6	μA
V <sub>TT</sub> /V <sub>O</sub> OUTPI	UT						
			VDDQSNS = VLDOIN 2.5 V (DDR1)	1.219	1.25	1.276	
			VDDQSNS = VLDOIN 1.8 V (DDR2)	0.889	0.9	0.921	1
		I <sub>VTT</sub> = 5 mA	VDDQSNS = VLDOIN 1.5 V (DDR3)	0.743	0.75	0.769	V
			VDDQSNS = VLDOIN 1.35 V (DDR3L)	0.668	0.67	0.691	1
			VDDQSNS = VLDOIN 1.2 V (DDR4)	0.593	0.6	0.617	1
VTTSNS		I <sub>VTT</sub> = -5 mA	VDDQSNS = VLDOIN 2.5 V (DDR1)	1.22	1.25	1.272	
	Output DC voltage, V <sub>TT</sub> /V <sub>O</sub>		VDDQSNS = VLDOIN 1.8 V (DDR2)	0.89	0.9	0.923	1
			VDDQSNS = VLDOIN 1.5 V (DDR3)	0.744	0.75	0.767	V
			VDDQSNS = VLDOIN 1.35 V (DDR3L)	0.669	0.675	0.691	
			VDDQSNS = VLDOIN 1.2 V (DDR4)	0.594	0.6	0.616	
		-1 A ≤ I <sub>VTT</sub> ≤1 A	VDDQSNS = VLDOIN 2.5 V (DDR1)	1.219	1.26	1.301	
			VDDQSNS = VLDOIN 1.8 V (DDR2)	0.879	0.91	0.933	V
			VDDQSNS = VLDOIN 1.5 V (DDR3)	0.734	0.76	0.781	
			VDDQSNS = VLDOIN 1.35 V (DDR3L)	0.655	0.69	0.708	
			VDDQSNS = VLDOIN 1.2 V (DDR4)	0.58	0.6	0.633	-
			I <sub>VTT</sub> = 0.5 A		50	230	
		VDDQSNS = 2.5 V (DDR1)	I <sub>VTT</sub> = 1 A		101	300	-
		2.0 (22.11)	I <sub>VTT</sub> = 2 A		209	400	0
			I <sub>VTT</sub> = 0.5 A		54	230	
		VDDQSNS = 1.8 V (DDR2)	I <sub>VTT</sub> = 1 A		108	300	
			I <sub>VTT</sub> = 2 A		228	400	
	Dropout voltage,		I <sub>VTT</sub> = 0.5 A		52	230	
$V_{DO}$	$V_{DO}$ = VLDOIN - VTTREF.	VDDQSNS = 1.5 V (DDR3)	I <sub>VTT</sub> = 1 A		104	300	-
<b>V</b> DO	V <sub>DO</sub> recorded when		I <sub>VTT</sub> = 2 A		216	400	0
	VTTREF - VTT = 50 mV		I <sub>VTT</sub> = 0.5 A		50	230	
		VDDQSNS = 1.35 V (DDR3)	I <sub>VTT</sub> = 1 A	-	102	300	
			I <sub>VTT</sub> = 2 A	-	212	400	
			I <sub>VTT</sub> = 0.5 A	-	50	230	-
		VDDQSNS = 1.2 V (DDR4)	I <sub>VTT</sub> = 1 A		102	300	-
			I <sub>VTT</sub> = 2 A	-	210	400	-

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



### 6.5 Electrical Characteristics (続き)

Over full temperature range,  $T_A = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $VDD/V_{\text{IN}} = 3.3 \text{ V}$  and 2.375 V (for  $VDD/V_{\text{IN}} > VLDOIN$ ), VLDOIN = 1.8 V, VDDQSNS = 1.8 V, VTTSNS = 0.9 V,  $EN = VDD/V_{\text{IN}}$ , 標準の DDR アプリケーション unless otherwise noted. All voltage values are with respect to the network ground (AGND) pin unless otherwise noted.

P	ARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNI
V/TT/V =	Output voltage tolerance to	I <sub>VTT/VO</sub> = -3 A, across VDD/V <sub>IN</sub>	voltage range	12	25	34	m\
VTT/V <sub>O(TOL)</sub>	VTTREF	I <sub>VTT/VO</sub> = 3 A, across VDD/V <sub>IN</sub> v	oltage range	-34	-25	-12	] "
VOSRCL	VTT/V <sub>O</sub> source current limit	Ramp output 0 A to 10 A, record	d current when VTT reaches lowest value	3.25		8	Α
VOSNCL	VTT/V <sub>O</sub> /VTT sink current limit	Ramp output 0 A to -10 A, reco	rd current when VTT reaches highest value	3.5		10	А
RDSCHRG	Discharge impedance	VDDQSNS = 0 V, VTT/V <sub>O</sub> = 0.3	V, EN = 0 V		18	25	Ω
POWER-GOOD	COMPARATOR						
		PGOOD window lower (falling)	threshold with respect to V <sub>VTTREF</sub>	-23.5%	-20%	-17.5%	П
V <sub>TH(PG)</sub>	VTT/V <sub>O</sub> PGOOD threshold	PGOOD window upper (rising) t	threshold with respect to V <sub>VTTREF</sub>	17.5%	20%	23.5%	
, ,		PGOOD hysteresis			5%		
T <sub>PGSTUPDLY</sub>	PGOOD start up delay	Start up rising edge, VTTSNS w	vithin 15% of V <sub>VTTREF</sub>		2		m
V <sub>PGOODLOW</sub>	Output low voltage	I <sub>SINK</sub> = 4 mA				0.4	V
T <sub>PBADDLY</sub>	PGOOD bad delay	TTSNS is outside of the ±20% PGOOD window			1		μs
I <sub>PGOODLK</sub>	Leakage current	TTSNS = VTTREF (PGOOD high impedance), GOOD = VDD/V <sub>IN</sub> + 0.2 V				1	μA
DDQSNS AND	VTTREF OUTPUT						
V <sub>VDDQSNS_UVLO</sub>	VDDQSNS undervoltage lockout	V <sub>DDQSNS</sub> rising			780		m'
V <sub>VDDQSNSUVHYS</sub>	VDDQSNS undervoltage lockout hysteresis				20		m'
/ <sub>VTTREF</sub>	VTTREF voltage			VDI	DQSNS	/ 2	\
			VDDQSNS = 2.5 V	-15		15	
	Load reg ΔVTTREF	-10 mA < I <sub>VTTREF</sub> < 10 mA	VDDQSNS = 1.8 V	-15		15	mV
VTTREF <sub>(load_reg)</sub>			VDDQSNS = 1.5 V	-15		15	
VIIREF(load_reg)			VDDQSNS = 1.35 V	-15		15	
			VDDQSNS = 1.2 V	-15		15	1
	VTTREF voltage tolerance to VDDQSNS		VDDQSNS = 2.5 V	49%		51%	
			VDDQSNS = 1.8 V	49%		51%	1
		-10 mA < I <sub>VTTREF</sub> < 10 mA	VDDQSNS = 1.5 V	49%		51.25%	1
VTTDEE			VDDQSNS = 1.35 V	49%		51.5%	1
VTTREF <sub>accuracy</sub>			VDDQSNS = 1.2 V	49%		51.5%	
			VDDQSNS = 1.5 V	49%		51%	1
		−3 mA < I <sub>VTTREF</sub> < 3 mA	VDDQSNS = 1.35 V	49%		51%	1
			VDDQSNS = 1.2 V	49%		51%	1
VTTREFSRCL	V <sub>VTTREF</sub> source current limit	Sourcing current ramped from 0 half of its original value.	A to 55 mA. Find when VTTREF drops to	10	40		m
VTTREFSNCCL	V <sub>VTTREF</sub> sink current limit	Sinking current ramped from 0 value.	A to 16.5 mA. Find when VTTREF hits peak	12	15		m.
VTTREFDIS	VTTREF discharge current	EN = 0 V, VDDQSNS = 0 V, VT	TREF = 0.5 V		1.3		m.
JVLO/EN LOGIC	THRESHOLD				,		
VINUVVIN	UVLO threshold	Wakeup			2.18	2.25	\
VINUVVINHYS	UVLO threshold hysteresis	Hysteresis			50		m
/ <sub>ENIH</sub>	High-level input voltage	Enable		1.7			١
/ <sub>ENIL</sub>	Low-level input voltage	Enable				0.3	١
V <sub>ENYST</sub>	Hysteresis voltage	Enable			0.5		٧
ENLEAK	Logic input leakage current	EN		-1		1	μA

Copyright © 2024 Texas Instruments Incorporated

8



## 6.5 Electrical Characteristics (続き)

Over full temperature range,  $T_A = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $VDD/V_{\text{IN}} = 3.3 \text{ V}$  and 2.375 V (for  $VDD/V_{\text{IN}} > VLDOIN$ ), VLDOIN = 1.8 V, VDDQSNS = 1.8 V, VTTSNS = 0.9 V,  $EN = VDD/V_{\text{IN}}$ , 標準の DDR アプリケーション unless otherwise noted. All voltage values are with respect to the network ground (AGND) pin unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Thermal shutdown	Shutdown temperature		210		°C
	<sup>1</sup> SON threshold	Hysteresis		12		

Product Folder Links: TPS7H3301-SP

資料に関するフィードバック(ご意見やお問い合わせ)を送信


9

English Data Sheet: SLVSCJ5




### **6.6 Typical Characteristics**

For  $\boxtimes$  6-1 through  $\boxtimes$  6-10, (3 × 150- $\mu$ F T530D157M010ATE005 tantalum + 4 × 4.7- $\mu$ F MLCC) or equivalent capacitance/ESR are used on VTT output



### **6.6 Typical Characteristics (continued)**


For  $\boxtimes$  6-1 through  $\boxtimes$  6-10, (3 × 150- $\mu$ F T530D157M010ATE005 tantalum + 4 × 4.7- $\mu$ F MLCC) or equivalent capacitance/ESR are used on VTT output





### **6.6 Typical Characteristics (continued)**

For  $\boxtimes$  6-1 through  $\boxtimes$  6-10, (3 × 150- $\mu$ F T530D157M010ATE005 tantalum + 4 × 4.7- $\mu$ F MLCC) or equivalent capacitance/ESR are used on VTT output




### 7 Detailed Description

#### 7.1 Overview

The TPS7H3301-SP device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-noise systems where space and weight is a key consideration.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 VTT/V<sub>O</sub> Sink and Source Regulator

The TPS7H3301-SP is a 3-A sink and source tracking termination regulator specifically designed for low input voltage, and low external component count systems where space is a key application parameter. The TPS7H3301-SP integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sinking and sourcing current. The LDO regulator employs a fast feedback loop so that ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin (VTTSNS) should be connected to the positive pin of the output capacitor(s) as a separate trace from the high-current path of VTT/ $V_O$ .

The TPS7H3301-SP has a dedicated pin (VLDOIN) for VTT power supply to minimize the LDO power dissipation on user application. The minimum VLDOIN voltage is 400 mV above the 1/2 VDDQSNS voltage or as highlighted in セクション 6.5 (VLDOIN to VTT headroom) for various load conditions.

### 7.3.2 Reference Input (VDDQSNS)

The output voltage, VTT/V<sub>O</sub>, is regulated to VTTREF. VDDQSNS incorporates an integrated resistor divider network. VDDQSNS should be connected to the memory supply bus (VDDQ). The TPS7H3301-SP supports

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

13

VDDQSNS voltage from 1 V to 3.5 V, making it versatile and ideal for many types of low-power LDO applications.

#### 7.3.3 Reference Output (VTTREF)

When it is configured for DDR termination applications, VTTREF buffers the DDR VTT reference voltage for the memory application. The VTTREF block consists of an on-chip 1/2 resistor divider and a low-pass filter (LPF). VTTREF tracks 1/2 of VDDQSNS within 15 mV. It is capable of supporting both a sourcing and sinking load of 10 mA. VTTREF becomes active when VDDQSNS voltage rises to 0.78 V and VDD/ $V_{IN}$  is above the UVLO threshold. When VTTREF is less than 0.76 V, VTTREF is disabled and subsequently discharges to GND through an internal MOSFET. VTT/ $V_{O}$  is also discharged following the discharge of VTTREF. VTTREF is independent of the EN pin state. To meet stability criteria, a ceramic capacitor of 0.1- $\mu$ F minimum must be installed close to VTTREF (pin1). Capacitor value at VTTREF (pin 1) must not exceed 2.2  $\mu$ F.

#### 7.3.4 EN Control (EN)

When EN is driven high, the TPS7H3301-SP VTT/ $V_O$  regulator begins normal operation. When EN is driven low, VTT/ $V_O$  discharges to GND through an internal 18- $\Omega$  MOSFET. VTTREF remains on when EN is driven low. EN is not tied high internally to prevent power sequencing issues with an external signal that may be controlling the enable. EN is a floating input and not internally tied, thus the user can have complete control over where and when the EN signal is generated. EN feeds directly into power-good (PGOOD). When enable is low, PGOOD is low.

#### 7.3.5 Power-Good Function (PGOOD)

The TPS7H3301-SP provides an open-drain PGOOD output that goes high when the VTT/ $V_O$  output is within 20% of VTTREF (typ). PGOOD deasserts within 1  $\mu$ s after the output exceeds the size of the power-good window. During initial VTT/ $V_O$  startup, PGOOD asserts high 2 ms (typ) after the VTT/ $V_O$  enters power-good window. Because PGOOD is an open-drain output, a  $100 k\Omega$  pullup resistor between PGOOD and a stable active supply voltage rail is recommended for proper operation.

### 7.3.6 V<sub>TT</sub> Current Protection

The LDO has a constant overcurrent limit (OCL). See 🗵 6-13 for typical behavior across temperature.

### 7.3.7 V<sub>IN</sub> UVLO Protection

For VDD/ $V_{IN}$  undervoltage lockout (UVLO) protection, the TPS7H3301-SP monitors VDD/ $V_{IN}$  voltage. When the VDD/ $V_{IN}$  voltage is lower than the UVLO threshold voltage, both the VTT and VTTREF regulators are powered off. This shutdown is a non-latch protection.

#### 7.3.8 Thermal Shutdown

The TPS7H3301-SP monitors its junction temperature. If the device junction temperature exceeds its threshold value, (typically 210°C), the VTT/ $V_O$  and VTTREF regulators are both shutoff and discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS7H3301-SP* 



#### 7.4 Device Functional Modes

The TPS7H3301-SP 3-A sink and source LDO provides low output noise to meet system needs. In order to improve efficiency in the LDO, TPS7H3301-SP LDO can operate from low VLDOIN voltage rail, thus using dual voltage source one for the VLDOIN that supports high-current and an alternate voltage source that provides voltage for VDDQSNS pin.

In some cases VLDOIN and VDDQSNS pins are tied together. In the memory system, VDDQ is a high-current supply that powers the core, the I/O, and the logic of the memory. VTTREF is a low-current, precision reference voltage that provides a threshold between a logic high (one) and a logic low (zero) that adapts to changes in the I/O supply voltage. By providing a precision threshold that adapts to the supply voltage, VTTREF realizes wider noise margins than those possible with a fixed threshold and normal variations in termination and drive impedance. Specifications vary for different DDR technologies. For example DDR3 JEDEC JESD79-3F specifies 0.49 to 0.51 times VDDQ and draws only tens to hundreds of microamps. The TPS7H3301-SP VTTREF is designed to sink and source up to 10 mA.

Product Folder Links: TPS7H3301-SP

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

English Data Sheet: SLVSCJ5



### 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The TPS7H3301-SP device is a highly-integrated sink and source LDO. The device is targeted to support VTT voltage for DDR memory applications and is capable of sourcing and sinking 3-A load current. The TPS7H3301-SP user's guide is available on <a href="https://www.ti.com">www.ti.com</a>, SLVUAK2. The guide highlights standard EVM test results, schematic, and bill of materials (BOM) for reference.

### 8.2 Typical Application

The design example describes a 2.5-V V<sub>IN</sub>, DDR3 configuration.




図 8-1. Typical Application Circuit

#### 8.2.1 Design Requirements

See the セクション 6.3 for recommended limits.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

English Data Sheet: SLVSCJ5



#### 8.2.2 Detailed Design Procedure

表 8-1. Design Example 1 List of Materials	表	8-1.	Design	Example	e 1	List	of	<b>Materials</b>
---	---	------	--------	---------	-----	------	----	------------------

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1	Resistor	392 Ω	CRCW0603392RFKEA	
R3		100 kΩ	CRCW0603100KJNEA	
C3, C5, C6, C7		150 μF, 10 V	T530D157M010ATE005	Kemet
C2	Capacitor	1000 pF	GRM188R71H102KA01D	MuRata
C1		0.1 μF	08053C104KAT2A	AVX
C4, C8, C9, C10, C11		4.7 μF, 10 V	1210ZC475KAT2A	Murata
C12		10 μF, 10 V	GRM21BR71A106KE51L	Murata

#### 8.2.2.1 VDD/V<sub>IN</sub> Capacitor

Add a ceramic capacitor, with a value between 1- and  $10-\mu F$ , placed close to the VDD/V<sub>IN</sub> pin to minimize high frequency noise from the supply.

#### 8.2.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN/VDDQ bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN/VDDQ input capacitor. Use a 150- $\mu$ F (or greater) tantalum capacitor in parallel with a 4.7- $\mu$ f ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at VTT/V<sub>O</sub>.

#### 8.2.2.3 VTT Output Capacitor

For stable operation, the total capacitance of the VTT/ $V_O$  output pin must be greater than 470  $\mu$ F. Attach three, 3 × 150- $\mu$ F low-ESR tantalum capacitors in parallel with ceramic capacitors to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the total parallel ESR is greater than 2 m $\Omega$ , insert an R-C filter between the output and the VTTSNS input to achieve loop stability. The R-C filter time constant should be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

#### 8.2.2.4 VTTSNS Connection

To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin (VTTSNS) should be connected to the positive pin of the VTT pin output capacitor or capacitors as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor or capacitors is larger than 2 m $\Omega$ . The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.




図 8-2. R-C Filter for VTTSNS

#### 8.2.2.5 Low V<sub>IN</sub> Applications

TPS7H3301-SP can be used in an application system where either a 2.5-V rail or a 3.3-V rail is available. The TPS7H3301-SP minimum input voltage requirement is 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

#### 8.2.2.6 S3 and Pseudo-S5 Support

The TPS7H3301-SP provides S3 support by an EN function. The EN pin could be connected to an SLP\_S3 signal in the end application. Both VTTREF and VTT/ $V_O$  are on when EN = high (S0 state). VTTREF is maintained while VTT/ $V_O$  is turned off and discharged via an internal discharge MOSFET when EN = low (S3 state). Please notice that the EN signal controls only the output buffer for VTT/ $V_O$  and therefore, while in S3 state, VDDQSNS is present in order to maintain data in volatile memory. As a result, when EN is set high to exit the S3 state, it is desired to bring  $V_O/VTT$  into regulation as fast as possible. This causes an output current controlled by the current limit of the device and the output capacitors.

When EN = low and the VDDQSNS voltage is less than 0.78 V, TPS7H3301-SP enters pseudo-S5 state. Both VTT/ $V_O$  and VTTREF outputs are turned off and discharged to GND through internal MOSFETs when pseudo-S5 support is engaged (S4/S5 state).  $\boxtimes$  8-3 shows a typical startup and shutdown timing diagram for an application that uses S3 and pseudo-S5 support.




図 8-3. Typical Timing Diagram for S3 and Pseudo-S5 Support

#### 8.2.2.7 Tracking Startup and Shutdown

The TPS7H3301-SP supports tracking startup of VDDQ and shutdown when EN is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup, VTT/ $V_O$  follows VTTREF once VDDQSNS voltage is greater than 0.78 V. VDDQSNS incorporates a resistor divider network and a time constant of about 445  $\mu$ s. The rise time of the VTT/ $V_O$  output is then a function of the rise time of VDDQSNS. If the VDDQSNS rise time is larger than 445  $\mu$ s. PGOOD is asserted 2 ms after VTT/ $V_O$  is within ±20% of VTTREF. During tracking shutdown, VTT/ $V_O$  falls following VTTREF until VTTREF reaches 0.37 V. Once VTTREF falls below 0.37 V, the internal discharge MOSFETs are turned on and quickly discharge both VTTREF and VTT/ $V_O$  to GND. PGOOD is deasserted once VTT/ $V_O$  is beyond the ±20% range of VTTREF.  $\boxtimes$  8-4 shows the typical timing diagram for an application that uses tracking startup and shutdown.

There are no sequencing requirements between VDD/ $V_{IN}$  and VLDOIN. If VLDOIN is applied first followed by VDD/ $V_{IN}$  there is no issue. VDD/ $V_{IN}$  UVLO protection monitors VDD/ $V_{IN}$  voltage. When VDD/ $V_{IN}$  is lower than UVLO threshold both VTT and VTTREF regulators are powered off.




図 8-4. Typical Timing Diagram of Tracking Startup and Shutdown

### 8.2.2.8 Output Tolerance Consideration for VTT DIMM or Module Applications

The TPS7H3301-SP is specifically designed to power up the memory termination rail (as shown in ⋈ 8-5). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See ⋈ 8-6 for typical characteristics for a single memory cell.




図 8-5. Typical Application Diagram for DDR3 VTT DIMM/Module Using TPS7H3301-SP

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

19






図 8-6. DDR Physical Signal System SSTL Signaling

In 🗵 8-6, when Q1 is on and Q2 is off:

- Current flows from VDDQ via the termination resistor to VTT.
- VTT sinks current.

In **8-6**, when Q2 is on and Q1 is off:

- Current flows from VTT via the termination resistor to GND.
- VTT sources current.

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2. See 表 8-2 for detailed information and JEDEC relevant specifications.

VTTREF – 40 mV < VTT < VTTREF + 40 mV, for both DC and AC conditions

The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS7H3301-SP ensures the regulator output voltage to be:

VTTREF - 34 mV < VTT < VTTREF + 34 mV, for both DC and AC conditions and -3 A < I<sub>VTT</sub> < 3 A

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3 and low-power DDR3/DDR4 applications (see  $\frac{1}{8}$  8-2 for detailed information). To meet the stability requirement, a minimum output capacitance of 470  $\mu$ F is needed, combination of both tantalum and ceramic capacitors. Considering the actual tolerance on the MLCC capacitors, four or higher 4.7- $\mu$ F ceramic capacitors in parallel with 3 × 150- $\mu$ F low-ESR tantalum capacitor are sufficient to meet the above requirement. Higher ESR tantalum capacitors will require multiple tantalum capacitors in parallel with ceramic capacitors to meet system needs.

合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPS7H3301-SP

### 表 8-2. DDR, DDR2, DDR3, and LP DDR3 Termination Technology and Differences

	DDR	DDR2	DDR3	LOW POWER DDR3 (DDR3L)	
FSB data rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3	
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT/V <sub>O</sub> used for termination of address, command and control signals.	On-die termination for data group. VTT/V <sub>O</sub> used for termination of address, command and control signals.	Same as DDR3	
Termination current demand	Max sink and source transient currents of up to 2.6 A to 2.9 A	Not as demanding  Only 34 signals (address, command, control) tied to VTT/VO  ODT handles data signals  Less than 1 A of burst current	Not as demanding  Only 34 signals (address, command, control) tied to VTT/VO  ODT handles data signals  Less than 1 A of burst current	Same as DDR3	
Voltage level	2.5-V core and I/O 1.25-V VTT	1.8-V core and I/O 0.9-V VTT	1.5-V core and I/O 0.75-V VTT	1.35-V core and I/O 0.68-V VTT	
Relevant JEDEC specification	JESD79F (SSTL_2 JESD8-9B)	DDR2 JESD79-2F (SSTL_18 JESD8-15)	DDR3 JESD79-3F	DDR3L JESD79-3-1A.01	

The TPS7H3301-SP is designed as a Gm-driven LDO. The voltage droop between the reference input and the output regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 3 A and changes with respect to the load in order to conserve the quiescent current (that is, the Gm is very low at no load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is only determined by the output capacitance, as a result of the bandwidth nature of the Gm (see  $\gtrsim$  1).

$$F_{UGBW} = \frac{Gm}{2 \times \pi \times C_{OUT}}$$
 (1)

#### where

- F<sub>UGBW</sub> is the unity gain bandwidth
- · Gm is transconductance
- C<sub>OUT</sub> is the output capacitance

There are two limitations to this type of regulator when it comes to the output bulk capacitor requirement. To maintain stability, the zero location contributed by the ESR of the output capacitors should be greater than the - 3-dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the design. In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to prevent the gain peaking effect around the Gm -3-dB point because of the large ESL, the output capacitor, and parasitic inductance of the VTT/V $_{\rm O}$  trace.

☑ 8-7 shows the bode plot simulation for a typical DDR3 configuration of the TPS7H3301-SP, where:

- VDD/V<sub>IN</sub> = 2.4 V
- V<sub>VLDOIN</sub> = 1.5 V
- VTT/V<sub>O</sub> = 0.75 V
- I<sub>IO</sub> = 2 A
- 3 × 150-μF low-ESR tantalum capacitors (T530D157M010ATE005) in parallel with 4 × 4.7-μF ceramic capacitor
- ESR =  $1.66 \text{ m}\Omega$
- ESL = 800 pH

The unity-gain bandwidth is approximately 87.3 kHz and the phase margin is 82°. The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking is kept well below 0 dB.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

21






図 8-7. Bode Plot for a Typical DDR3 Configuration

☑ 6-3 shows the load regulation and ☑ 8-8 shows the transient response for a typical DDR3 configuration. When the regulator is subjected to worst case ±3-A load step. The current shown only represents the device sourcing 3 A due to location of current probe.




図 8-8. Transient Plot

### 8.2.2.9 LDO Design Guidelines

The minimum input (VLDOIN) to output voltage (VTT/V $_{\rm O}$ ) difference (headroom) decides the lowest usable supply voltage Gm-driven to drive a certain load. For TPS7H3301-SP, a minimum of 300 mV (VLDOIN $_{\rm MIN}$  – VTT/V $_{\rm OMAX}$ ) is needed in order to support a Gm driven sourcing current of 3 A based on a design of VLDOIN = 3.3 V and C $_{\rm OUT}$  = 470  $\mu$ F. Because the TPS7H3301-SP is essentially a Gm-driven LDO, its impedance

Product Folder Links: TPS7H3301-SP

バック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

characteristics are both a function of the 1/Gm and  $R_{DS(on)}$  of the sourcing MOSFET (see  $\boxtimes$  8-9). The current inflection point of the design is between 3 A and 4 A. When  $I_{SRC}$  is less than the inflection point, the LDO is considered to be operating in the Gm region; when  $I_{SRC}$  is greater than the inflection point but less than the overcurrent limit point, the LDO is operating in the  $R_{DS(on)}$  region. The typical sourcing  $R_{DS(on)}$  is 154 m $\Omega$  with  $V_{IN}$  = 3 V and  $T_J$  = 125°C.




図 8-9. TPS7H3301-SP Impedance Characteristics

#### 8.2.3 Application Curve




図 8-10. DDR2 2-A Load  $V_{IN}$  = 2.4 V, VTT/ $V_{O}$  = 0.9 V

23



### **Power Supply Recommendations**

TPS7H3301-SP is designed to support DDR, DDR2, DDR3, DDR3L, and DDR4 VTT applications. TPS7H3301-SP VLDOIN supports voltage range from 0.9 V to 3.5 V. The supply must be well regulated. Having a separate VLDOIN supply from DDR VDDQ allows designer to optimize system efficiency. VDD/V $_{\rm IN}$  is used to bias the TPS7H3301-SP IC and its voltage range from 2.375 V to 3.5 V. This supply must be well regulated and bypassed with a ceramic capacitor with a value of 1  $_{\rm HF}$  and 10  $_{\rm HF}$ . TI recommends that VLDOIN and DDR supply VDDQ be isolated from each other. If this is not possible then an RC filter must be used to isolate VLDOIN and VDDQSNS. However, in so doing the dynamic tracking of VTT and VTTREF will be lost. See the EVM user's guide SLVUAK2 for additional details.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS7H3301-SP* 

### 9 Layout

### 9.1 Layout Guidelines

Consider the following points before starting the TPS7H3301-SP layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VTT/V<sub>O</sub> should be placed close to the pin with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- VTTSNS should be connected to the positive node of VTT/V<sub>O</sub> output capacitors as a separate trace from the
  high-current power line. This configuration is strongly recommended to avoid additional ESR and/or ESL. If
  sensing the voltage at the point of the load is required, it is recommended to attach the output capacitor or
  capacitors at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace
  between the GND pin and the output capacitor or capacitors.
- Consider adding low-pass filter at VTTSNS if the ESR of the VTT/V<sub>O</sub> output capacitor or capacitors is larger than 2 mΩ.
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise-generating lines.
- The negative node of the VTT/V<sub>O</sub> output capacitor or capacitors and the VTTREF capacitor should be tied together by avoiding common impedance to the high-current path of the VTT/V<sub>O</sub> sink and source current.
- The GND and PGND pins should be connected to the thermal land underneath the die pad with multiple vias
  connecting to the internal system ground planes (for better result, use at least two internal ground planes).
   Use as many vias as possible to reduce the impedance between PGND/GND and the system ground plane.
   Also, place bulk caps close to the DIMM/module or memory load point and route the VTTSNS to the DIMM/module load sense point.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly
  to the package's thermal pad. The wide traces of the component and the side copper connected to the
  thermal land pad help to dissipate heat. Numerous vias, 0.33 mm in diameter or smaller, connected from the
  thermal land to the internal/solder side ground plane or planes should also be used to help dissipation.

#### 9.2 Layout Example




図 9-1. Layout Recommendation

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



#### 9.3 Thermal Considerations

VTT/ $V_O$  current can flow in both source and sink directions. As the TPS7H3301-SP is a linear regulator, power is dissipated internal to the device. When the device is sourcing current, the voltage difference between VLDOIN and VTT/ $V_O$  times IO ( $I_{IO}$ ) current becomes the power dissipation as shown in  $\pm 2$ .

$$P_{DISS\_SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O\_SRC}$$
(2)

In this case, if VLDOIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase,  $V_O$  voltage is applied across the internal LDO regulator and the power dissipation ( $P_{DISS,SNK}$ ) can be calculated by  $\vec{x}$  3.

$$P_{DISS\_SNK} = V_{VO} \times I_{O\_SNK}$$
(3)

Because the device does not sink and source current at the same time and the IO current may vary rapidly with time, the actual power dissipation should be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry from the VDD/V<sub>IN</sub> supply and the VLDOIN supply. This can be estimated as  $P_{VDD/V_{IN}} = 105$ mW and  $P_{VLODIN} = 4.2$ mW or less during normal operating conditions. This power must be effectively dissipated from the package.

The thermal performance of an LDO depends on the printed circuit board (PCB) layout. Because the TPS7H3301-SP device is shipped unformed, only the recommended heat pad pattern is shown. Lead pad placement depends on final form factor.

To further improve the thermal performance of this device, using a larger than recommended thermal land as well as increasing the number of vias helps lower the thermal resistance from junction to heat slug.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS7H3301-SP* 

### 10 Device and Documentation Support

### 10.1 Device Support

### 10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H3301-SP Single-Event Effects Summary radiation report (SLAK008)
- Texas Instruments, TPS7H3301EVM-CVAL (HREL022) user's guide (SLVUAK2)

#### 10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 10.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7H3301-SP

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
5962-1422801VXC	Active	Production	CFP (HKR)   16	25   TUBE	ROHS Exempt	Call TI	N/A for Pkg Type	-55 to 125	5962-1422801VXC TPS7H3301-SP
5962R1422801VXC	Active	Production	CFP (HKR)   16	25   TUBE	ROHS Exempt	Call TI	N/A for Pkg Type	-55 to 125	5962R1422801VXC TPS7H3301-RHA
TPS7H3301HKR/EM	Active	Production	CFP (HKR)   16	25   TUBE	ROHS Exempt	Call TI	N/A for Pkg Type	25 to 25	TPS7H3301HKREM

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-May-2025

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-1422801VXC	HKR	CFP	16	25	506.98	26.16	6220	NA
5962R1422801VXC	HKR	CFP	16	25	506.98	26.16	6220	NA
TPS7H3301HKR/EM	HKR	CFP	16	25	506.98	26.16	6220	NA



CERAMIC DUAL FLATPACK




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   This package is hermetically sealed with a metal lid. Lid is connected to Heatsink.
- 4. The terminals are gold plated.
- 5. Falls within MIL-STD-1835 CDFP-F11A.



CERAMIC DUAL FLATPACK



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月