

TPS7A4701-EP 36V、1A、4 μ V_{RMS}、RF LDO電圧レギュレータ

1 特長

- 入力電圧範囲: 3V~36V
- 出力電圧ノイズ:
4 μ V_{RMS} (10Hz、100kHz)
- 電源リップル除去
 - 82dB (100Hz)
 - 55dB以上 (10Hz、10MHz)
- 2つの出力電圧モード:
 - ANY-OUT™バージョン(ユーザーがPCBレイアウトにより出力をプログラム可能)
 - 外部帰還抵抗やフィードフォワード・コンデンサが不要
 - 出力電圧範囲: 1.4V~20.5V
 - 可変バージョン
 - 出力電圧範囲: 1.4V~34V
- 出力電流: 1A
- ドロップアウト電圧: 1Aで307mV
- CMOSロジック・レベル互換のインネブル・ピン
- 固定の電流制限とサーマル・シャットダウンを内蔵
- 高性能のサーマル・パッケージで供給:
5mm×5mm QFN
- 動作温度範囲: -55°C~125°C
- 防衛、航空宇宙、および医療アプリケーションをサポート
 - 管理されたベースライン
 - 単一のアセンブリ/テスト施設
 - 単一の製造施設
 - 拡張温度範囲(-55°C~125°C)で使用可能
 - 長期にわたる製品ライフ・サイクル
 - 製品変更通知の延長
 - 製品のトレーサビリティ

2 アプリケーション

- 電圧制御の発振器(VCO)
- 周波数シンセサイザ
- 試験/測定機器
- 計測、医療、オーディオ機器
- RX、TX、PA回路
- オペアンプ、DAC、ADC、および他の高精度アナログ回路の電源レール
- DC-DCコンバータのポスト・レギュレーションおよびリップル・フィルタ処理
- 基地局および通信インフラストラクチャ
- 12Vおよび24V産業用バス

3 概要


TPS7A4701-EPデバイスは、正電圧(36V)、超低ノイズ(4 μ V_{RMS})の低ドロップアウト・リニア・レギュレータ(LDO)で、1Aの負荷に電力を供給できます。

TPS7A4701-EPの出力電圧は、ユーザーがプログラム可能なPCBレイアウト(最高20.5V)、または外付けの帰還抵抗(最高34V)により設定できます。

TPS7A4701-EPは、システム性能を最大限に高めるためにクリーンな電源レールが決定的に重要な、高精度、高分解能の計測機器アプリケーションを主な対象として、バイポーラ・テクノロジーで設計されています。この特長から、このデバイスはオペアンプ、アナログ/デジタル・コンバータ(ADC)、デジタル/アナログ・コンバータ(DAC)に加えて、医療、無線周波数(RF)、試験および測定などの重要なアプリケーション用の高性能アナログ回路の電源として理想的です。

さらに、TPS7A4701-EPはDC-DCコンバータのポスト・レギュレーションにも理想的です。DC-DCスイッチング変換に本質的に付随する出力電圧リップルをフィルタ処理で取り除き、感受性の高い計測機器、テストおよび測定、オーディオ、RFアプリケーションにおいて、最大のシステム性能が保証されます。

概略回路図



Copyright © 2017, Texas Instruments Incorporated

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS7A4701-EP	VQFN (20)	5.00mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。


目次

1	特長	1	8	Application and Implementation	15
2	アプリケーション	1	8.1	Application Information.....	15
3	概要	1	8.2	Typical Application	15
4	改訂履歴	2	9	Power Supply Recommendations	19
5	Pin Configuration and Functions	3	9.1	Power Dissipation (P_D).....	19
6	Specifications	4	10	Layout	20
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	20
6.2	ESD Ratings.....	5	10.2	Layout Example	20
6.3	Recommended Operating Conditions.....	5	10.3	Thermal Protection.....	21
6.4	Thermal Information	5	10.4	Estimating Junction Temperature	21
6.5	Electrical Characteristics.....	6	11	デバイスおよびドキュメントのサポート	22
6.6	Typical Characteristics	7	11.1	ドキュメントのサポート	22
7	Detailed Description	11	11.2	ドキュメントの更新通知を受け取る方法.....	22
7.1	Overview	11	11.3	コミュニティ・リソース	22
7.2	Functional Block Diagram	11	11.4	商標	22
7.3	Feature Description.....	11	11.5	静電気放電に関する注意事項	22
7.4	Device Functional Modes.....	12	11.6	Glossary	22
7.5	Programming.....	12	12	メカニカル、パッケージ、および注文情報	23

4 改訂履歴

日付	改訂内容	注
2017年2月	*	初版

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
0P1V	12	I	When connected to GND, this pin adds 0.1 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P2V	11	I	When connected to GND, this pin adds 0.2 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P4V	10	I	When connected to GND, this pin adds 0.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P8V	9	I	When connected to GND, this pin adds 0.8 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
1P6V	8	I	When connected to GND, this pin adds 1.6 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
3P2V	6	I	When connected to GND, this pin adds 3.2 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
6P4V1	5	I	When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
6P4V2	4	I	When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
EN	13	I	Enable pin. The device is enabled when the voltage on this pin exceeds the maximum enable voltage, $V_{EN(HI)}$. If enable is not required, tie EN to IN.
GND	7	—	Ground.
IN	15, 16	I	Input supply. A capacitor greater than or equal to 1 μ F must be tied from this pin to ground to assure stability. A 10- μ F capacitor is recommended to be connected from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedances are encountered.
NC	2, 17-19	—	This pin can be left open or tied to any voltage between GND and IN.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
NR	14	—	Noise reduction pin. When a capacitor is connected from this pin to GND, RMS noise can be reduced to very low levels. A capacitor greater than or equal to 10 nF must be tied from this pin to ground to assure stability. A 1-μF capacitor is recommended to be connected from NR to GND (as close to the device as possible) to maximize ac performance and minimize noise.
OUT	1, 20	O	Regulator output. A capacitor greater than or equal to 10 μF must be tied from this pin to ground to assure stability. A 47-μF ceramic output capacitor is highly recommended to be connected from OUT to GND (as close to the device as possible) to maximize ac performance.
SENSE/FB	3	I	Control-loop error amplifier input. This is the SENSE pin if the device output voltage is programmed using ANY-OUT (no external feedback resistors). This pin must be connected to OUT. Connect this pin to the point of load to maximize accuracy. This is the FB pin if the device output voltage is set using external resistors. See the Adjustable Operation section for more details.
SENSE	3	I	This is the SENSE pin of the device and must be connected to OUT. Connect this pin to the point of load to maximize accuracy.
Thermal Pad		—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

6 Specifications

6.1 Absolute Maximum Ratings

 Over junction temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	IN pin to GND pin	−0.4	36	V
	EN pin to GND pin	−0.4	36	V
	EN pin to IN pin	−36	0.4	V
	OUT pin to GND pin	−0.4	36	V
	NR pin to GND pin	−0.4	36	V
	SENSE/FB pin to GND pin	−0.4	36	V
	0P1V pin to GND pin	−0.4	36	V
	0P2V pin to GND pin	−0.4	36	V
	0P4V pin to GND pin	−0.4	36	V
	0P8V pin to GND pin	−0.4	36	V
	1P6V pin to GND pin	−0.4	36	V
	3P2V pin to GND pin	−0.4	36	V
	6P4V1 pin to GND pin	−0.4	36	V
	6P4V2 pin to GND pin	−0.4	36	V
Current	Peak output	Internally limited		
T _J	Operating virtual junction	−55	150	°C
T _{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.

6.2 ESD Ratings

		MIN	MAX	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	–2500	2500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	–500	500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over junction temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V_I	3.0		35	V
V_O	1.4		34	V
V_{EN}	0		V_{IN}	V
I_O	0		1	A

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A4701-EP	UNIT
		RGW	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	11.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

At $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_I = V_{O(\text{nom})} + 1\text{ V}$ or $V_I = 3\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_I$; $I_O = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 10\text{ nF}$; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_I	Input voltage range			3		35	V
V_{UVLO}	Under-voltage lockout threshold	V_I rising			2.67		V
		V_I falling			2.5		V
$V_{(\text{REF})}$	Reference voltage	$V_{(\text{REF})} = V_{(\text{FB})}$			1.4		V
$V_{\text{UVLO}(\text{HYS})}$	Under-voltage lockout hysteresis				177		mV
V_{NR}	Noise reduction pin voltage	Using ANY-OUT option			V_{OUT}		V
		Using adjustable option			1.4		V
V_O	Output voltage range	$V_I \geq V_{O(\text{nom})} + 1\text{ V}$ or 3 V (whichever is greater), $C_{\text{OUT}} = 20\text{ }\mu\text{F}$	Using ANY-OUT option	1.4		20.5	V
			Using adjustable option	1.4		34	V
	Nominal accuracy	$T_J = 25^{\circ}\text{C}$, $C_{\text{OUT}} = 20\text{ }\mu\text{F}$		-1		1	% V_O
	Overall accuracy	$V_{O(\text{nom})} + 1\text{ V} \leq V_I \leq 35\text{ V}$, $0\text{ mA} \leq I_O \leq 1\text{ A}$, $C_{\text{OUT}} = 20\text{ }\mu\text{F}$		-3.5		3.5	% V_O
$\Delta V_{O(\Delta V_I)}$	Line regulation	$V_{O(\text{nom})} + 1\text{ V} \leq V_I \leq 35\text{ V}$			0.092		% V_O
$\Delta V_{O(\Delta I_O)}$	Load regulation	$0\text{ mA} \leq I_O \leq 1\text{ A}$			0.3		% V_O
$V_{(\text{DO})}$	Dropout voltage	$V_I = 95\% V_{O(\text{nom})}$, $I_O = 0.5\text{ A}$			216		mV
		$V_I = 95\% V_{O(\text{nom})}$, $I_O = 1\text{ A}$			307	450	mV
$I_{(\text{CL})}$	Current limit	$V_O = 90\% V_{O(\text{nom})}$		1	1.26		A
$I_{(\text{GND})}$	Ground pin current	$I_O = 0\text{ mA}$			0.58	1	mA
		$I_O = 1\text{ A}$			6.1		mA
$I_{(\text{EN})}$	Enable pin current	$V_{\text{EN}} = V_I$			0.78	2	μA
		$V_I = V_{\text{EN}} = 35\text{ V}$			0.81	2	μA
$I_{(\text{SHDN})}$	Shutdown supply current	$V_{\text{EN}} = 0.4\text{ V}$			2.55	8	μA
		$V_{\text{EN}} = 0.4\text{ V}$, $V_I = 35\text{ V}$			3.04	60	μA
$V_{+\text{EN}(\text{HI})}$	Enable high-level voltage			2		V_I	V
$V_{+\text{EN}(\text{LO})}$	Enable low-level voltage			0		0.4	V
$I_{(\text{FB})}$	Feedback pin current				350		nA
PSRR	Power-supply rejection ratio	$V_I = 16\text{ V}$, $V_{O(\text{nom})} = 15\text{ V}$, $C_{\text{OUT}} = 50\text{ }\mu\text{F}$, $I_O = 500\text{ mA}$, $C_{\text{NR}} = 1\text{ }\mu\text{F}$, $f = 1\text{ kHz}$			78		dB
V_n	Output noise voltage	$V_I = 3\text{ V}$, $V_{O(\text{nom})} = 1.4\text{ V}$, $C_{\text{OUT}} = 50\text{ }\mu\text{F}$, $C_{\text{NR}} = 1\text{ }\mu\text{F}$, $\text{BW} = 10\text{ Hz to }100\text{ kHz}$			4.17		μV_{RMS}
		$V_{\text{IN}} = 6\text{ V}$, $V_{O(\text{nom})} = 5\text{ V}$, $C_{\text{OUT}} = 50\text{ }\mu\text{F}$, $C_{\text{NR}} = 1\text{ }\mu\text{F}$, $\text{BW} = 10\text{ Hz to }100\text{ kHz}$			4.67		μV_{RMS}
T_{sd}	Thermal shutdown temperature	Shutdown, temperature increasing			170		$^{\circ}\text{C}$
		Reset, temperature decreasing			150		$^{\circ}\text{C}$
T_J	Operating junction temperature			-55		125	$^{\circ}\text{C}$

6.6 Typical Characteristics

At $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_I = V_{O(\text{nom})} + 1\text{ V}$ or $V_I = 3\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_I$; $I_O = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.




Figure 1. Noise vs Output Voltage




Figure 2. Line Regulation




Figure 3. Load Regulation




Figure 4. UVLO Threshold vs Temperature




Figure 5. Enable Voltage Threshold vs Temperature




Figure 6. Quiescent Current vs Input Voltage

Typical Characteristics (continued)

At $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_I = V_{O(\text{nom})} + 1\text{ V}$ or $V_I = 3\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_I$; $I_O = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.




Figure 7. Ground Current vs Output Current




Figure 8. Enable Current vs Input Voltage




Figure 9. Shutdown Current vs Input Voltage




Figure 10. Current Limit vs Input Voltage




Figure 11. Power-Supply Rejection Ratio vs C_{NR}




Figure 12. Power-Supply Rejection Ratio vs C_{NR}

Typical Characteristics (continued)

At $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_I = V_{O(\text{nom})} + 1\text{ V}$ or $V_I = 3\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_I$; $I_O = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.




Figure 13. Power-Supply Rejection Ratio vs I_O




Figure 14. Power-Supply Rejection Ratio vs Dropout




Figure 15. Power-Supply Rejection Ratio vs Dropout




Figure 16. Power-Supply Rejection Ratio vs Dropout




Figure 17. Power-Supply Rejection Ratio vs Output Voltage








Figure 18. Power-Supply Rejection Ratio vs Output Voltage

Typical Characteristics (continued)

At $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_I = V_{O(\text{nom})} + 1\text{ V}$ or $V_I = 3\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_I$; $I_O = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.



Figure 19. Load Transient

Figure 20. Line Transient

Figure 21. Startup

Figure 22. Noise vs Output Current

7 Detailed Description

7.1 Overview

The TPS7A4701-EP is a positive voltage (36 V), ultra-low-noise ($4 \mu\text{V}_{\text{RMS}}$) LDOs capable of sourcing a 1-A load. The TPS7A4701-EP is designed with bipolar technology primarily for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This feature makes the device ideal for powering operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Internal Current Limit (I_{CL})

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate at a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls while load impedance decreases. Note also that when a current limit occurs while the resulting output voltage is low, excessive power is dissipated across the LDO, which results in a thermal shutdown of the output.

7.3.2 Enable (EN) And Under-Voltage Lockout (UVLO)

The TPS7A4701-EP only turns on when both EN and UVLO are above the respective voltage thresholds. The UVLO circuit monitors input voltage (V_I) to prevent device turnon before V_I rises above the lockout voltage. The UVLO circuit also causes a shutdown when V_I falls below lockout. The EN signal allows independent logic-level turnon and shutdown of the LDO when the input voltage is present. EN can be connected directly to V_I if independent turnon is not needed.

Feature Description (continued)

7.3.3 Soft-Start and Inrush Current

Soft-start refers to the ramp-up characteristic of the output voltage during LDO turnon after EN and UVLO have achieved threshold voltage. The noise reduction capacitor serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turnon.

Inrush current is defined as the current through the LDO from IN to OUT during the time of the turnon ramp up. Inrush current then consists primarily of the sum of load and charge current to the output capacitor. Inrush current can be estimated by [Equation 1](#):

$$I_{OUT(t)} = \left[\frac{C_{OUT} \times dV_{OUT}(t)}{dt} \right] + \left[\frac{V_{OUT}(t)}{R_{LOAD}} \right]$$

where:

- $V_{OUT}(t)$ is the instantaneous output voltage of the turnon ramp,
 - $dV_{OUT}(t)/dt$ is the slope of the V_O ramp, and
 - R_{LOAD} is the resistive load impedance
- (1)

7.4 Device Functional Modes

The TPS7A4701-EP has the following functional modes:

1. **Enabled:** When EN goes above $V_{+EN(HI)}$, the device is enabled.
2. **Disabled:** When EN goes below $V_{+EN(LO)}$, the device is disabled. During this time, OUT is high impedance, and the current into IN does not exceed $I_{(SHDN)}$.

7.5 Programming

7.5.1 ANY-OUT Programmable Output Voltage

TPS7A4701-EP can be used in ANY-OUT mode. For ANY-OUT operation, the device does not use external resistors to set the output voltage, but uses device pins 4, 5, 6, 8, 9, 10, 11, and 12 to program the regulated output voltage. Each pin is either connected to ground (active) or is left open (floating). The ANY-OUT programming is set by [Equation 2](#) as the sum of the internal reference voltage ($V_{(REF)} = 1.4$ V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 100 mV (pin 12), 200 mV (pin 11), 400 mV (pin 10), 800 mV (pin 9), 1.6 V (pin 8), 3.2 V (pin 6), 6.4 V (pin 5), or 6.4 V (pin 4). [Table 1](#) summarizes these voltage values associated with each active pin setting for reference. By leaving all program pins open, or floating, the output is thereby programmed to the minimum possible output voltage equal to $V_{(REF)}$.

$$V_{OUT} = V_{REF} + (\Sigma \text{ ANY-OUT Pins to Ground})$$
(2)

Table 1. ANY-OUT Programmable Output Voltage

ANY-OUT PROGRAM PINS (Active Low)	ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 4 (6P4V2)	6.4 V
Pin 5 (6P4V1)	6.4 V
Pin 6 (3P2)	3.2 V
Pin 8 (1P6)	1.6 V
Pin 9 (0P8)	800 mV
Pin 10 (0P4)	400 mV
Pin 11 (0P2)	200 mV
Pin 12 (0P1)	100 mV


Table 2 shows a list of the most common output voltages and the corresponding pin settings. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 1.4 V to 20.5 V in 100-mV steps.

Table 2. Common Output Voltages and Corresponding Pin Settings

V _O (V)	PIN NAMES AND VOLTAGE PER PIN							
	0P1V 100 mV	0P2V 200 mV	0P4V 400 mV	0P8V 800 mV	1P6V 1.6 V	3P2V 3.2 V	6P4V1 6.4 V	6P4V2 6.4 V
1.4	Open	Open	Open	Open	Open	Open	Open	Open
1.5	GND	Open	Open	Open	Open	Open	Open	Open
1.8	Open	Open	GND	Open	Open	Open	Open	Open
2.5	GND	GND	Open	GND	Open	Open	Open	Open
3	Open	Open	Open	Open	GND	Open	Open	Open
3.3	GND	GND	Open	Open	GND	Open	Open	Open
4.5	GND	GND	GND	GND	GND	Open	Open	Open
5	Open	Open	GND	Open	Open	GND	Open	Open
10	Open	GND	GND	Open	GND	Open	GND	Open
12	Open	GND	Open	GND	Open	GND	GND	Open
15	Open	Open	Open	GND	Open	Open	GND	GND
18	Open	GND	GND	Open	Open	GND	GND	GND
20.5	GND	GND	GND	GND	GND	GND	GND	GND

7.5.2 Adjustable Operation

The TPS7A4701-EP has an output voltage range of 1.4 V to 34 V. For adjustable operation, set the nominal output voltage of the device using two external resistors, as shown in Figure 23.



Copyright © 2017, Texas Instruments Incorporated

Figure 23. Adjustable Operation for Maximum AC Performance

R₁ and R₂ can be calculated for any output voltage within the operational range. The current through feedback resistor R₂ must be at least 5 µA to ensure stability. Additionally, the current into the FB pin (I_{FB}), typically 350 nA) creates an additional output voltage offset that depends on the resistance of R₁. For high-accuracy applications, select R₂ such that the current through R₂ is at least 35 µA to minimize any effects of I_{FB} variation on the output voltage; 10 kΩ is recommended. R₁ can be calculated using Equation 3.

$$R_1 = \frac{V_{OUT} - V_{REF}}{I_{FB} + \frac{V_{REF}}{R_2}}$$

where

- V_{REF} = 1.4 V
- I_{FB} = 350 nA

(3)

Use 0.1% tolerance resistors to minimize the effects of resistor inaccuracy on the output voltage.

Table 3 shows the resistor combinations to achieve some standard rail voltages with commercially-available 1% tolerance resistors. The resulting output voltages yield a nominal error of < 0.5%.

Table 3. Suggested Resistors for Common Voltage Rails

V _{OUT}	R ₁ , Calculated	R ₁ , Closest 1% Value	R ₂
1.4 V	0 Ω	0 Ω	∞
1.8 V	2.782 kΩ	2.8 kΩ	9.76 kΩ
3.3 V	13.213 kΩ	13.3 kΩ	9.76 kΩ
5 V	25.650 kΩ	25.5 kΩ	10 kΩ
12 V	77.032 kΩ	76.8 kΩ	10.2 kΩ
15 V	101.733 kΩ	102 kΩ	10.5 kΩ
18 V	118.276 kΩ	118 kΩ	10 kΩ
24 V	164.238 kΩ	165 kΩ	10.2 kΩ

To achieve higher nominal accuracy, two resistors can be used in the place of R₁. Select the two resistor values such that the sum results in a value as close as possible to the calculated R₁ value.

There are several alternative ways to set the output voltage. The program pins can be pulled low using external general-purpose input/output pins (GPIOs), or can be hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. The [TPS7A4701 evaluation module \(EVM\)](#), available for purchase from [the TI eStore](#), allows the output voltage to be programmed using jumpers.

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A740x is a high-voltage, low-noise, 1-A LDO. Low-noise performance makes this LDO ideal for providing rail voltages to noise-sensitive loads, such as PLLs, oscillators, and high-speed ADCs.

8.2 Typical Application

Output voltage is set by grounding the appropriate control pins, as shown in [Figure 24](#). When grounded, all control pins add a specific voltage on top of the internal reference voltage ($V_{REF} = 1.4\text{ V}$). For example, when grounding pins 0P1V, 0P2V, and 1P6V, the voltage values 0.1 V, 0.2 V, and 1.6 V are added to the 1.4-V internal reference voltage for $V_{O(nom)}$ equal to 3.3 V, as described in the [Programming](#) section.



Copyright © 2017, Texas Instruments Incorporated

Figure 24. Typical Application, $V_{OUT} = 3.3\text{ V}$

8.2.1 Design Requirements

Table 4. Design Requirements Table

PARAMETER	DESIGN REQUIREMENT
Input Voltage	5 V, $\pm 10\%$
Output Voltage	3.3 V, $\pm 3\%$
Output Current	500 mA
Peak-to-Peak Noise, 10 Hz to 100 kHz	50 $\mu\text{Vp-p}$

8.2.2 Detailed Design Procedure

8.2.2.1 Capacitor Recommendations

These LDOs are designed to be stable using low equivalent series resistance (ESR), ceramic capacitors at the input, output, and at the noise reduction pin (NR, pin 14). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended here, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, but the use of Y5V-rated capacitors is discouraged precisely because the capacitance varies so widely. In all cases, ceramic capacitance varies a great deal with operating voltage and the design engineer must be aware of these characteristics. It is recommended to apply a 50% derating of the nominal capacitance in the design.

Attention must be given to the input capacitance to minimize transient input droop during load current steps because the TPS7A4701-EP has a very fast load transient response. Large input capacitors are necessary for good transient load response, and have no detrimental influence on the stability of the device. Note, however, that using large ceramic input capacitances can also cause unwanted ringing at the output if the input capacitor, in combination with the wire lead inductance, creates a high-Q peaking effect during transients. For example, a 5-nH lead inductance and a 10-μF input capacitor form an LC filter with a resonance frequency of 712 kHz at the edge of the control loop bandwidth. Short, well-designed interconnect leads to the up-stream supply minimize this effect without adding damping. Damping of unwanted ringing can be accomplished by using a tantalum capacitor, with a few hundred milliohms of ESR, in parallel with the ceramic input capacitor.

8.2.2.1.1 Input and Output Capacitor Requirements

The TPS7A4701-EP is designed and characterized for operation with ceramic capacitors of 10 μF or greater at the input and output. Optimal noise performance is characterized using a total output capacitor value of 50 μF. Note especially that input and output capacitances must be located as near as practical to the respective input and output pins.

8.2.2.1.2 Noise Reduction Capacitor (C_{NR})

The noise reduction capacitor, connected to the NR pin of the LDO, forms an RC filter for filtering out noise that might ordinarily be amplified by the control loop and appear on the output voltage. Larger capacitances, up to 1 μF, affect noise reduction at lower frequencies while also tending to further reduce noise at higher frequencies. Note that C_{NR} also serves a secondary purpose in programming the turnon rise time of the output voltage and thereby controls the turnon surge current.

8.2.2.2 Dropout Voltage (V_{DO})

Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage (V_(DO) = V_I – V_O). However, in the [Electrical Characteristics](#) V_(DO) is defined as the V_I – V_O voltage at the rated current (I_(RATED)), where the main current pass-FET is fully on in the Ohmic region of operation and is characterized by the classic R_{DS(on)} of the FET. V_(DO) indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this V_(DO) limit (V_I < V_O + V_(DO)), then the output voltage decreases in order to follow the input voltage.

Dropout voltage is always determined by the R_{DS(on)} of the main pass-FET. Therefore, if the LDO operates below the rated current, the V_(DO) is directly proportional to the output current and can be reduced by the same factor. The R_{DS(on)} for the TPS7A4701-EP can be calculated using [Equation 4](#):

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (4)$$

8.2.2.3 Output Voltage Accuracy

The output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent. This accuracy error typically includes the errors introduced by the internal reference and the load and line regulation across the full range of rated load and line operating conditions over temperature, unless otherwise specified by the [Electrical Characteristics](#). Output voltage accuracy also accounts for all variations between manufacturing lots.

8.2.2.4 Startup

The startup time for the TPS7A4701-EP depends on the output voltage and the capacitance of the C_{NR} capacitor. [Equation 5](#) calculates the startup time for a typical device.

$$t_{SS} = 100,000 \cdot C_{NR} \cdot \ln\left(\frac{V_R + 5}{5}\right)$$

where

- C_{NR} = capacitance of the C_{NR} capacitor
 - V_R = V_O voltage if using the ANY-OUT configuration, or 1.4 V if using the adjustable configuration
- (5)

8.2.2.5 AC Performance

AC performance of the LDO is typically understood to include power-supply rejection ratio, load step transient response, and output noise. These metrics are primarily a function of open-loop gain and bandwidth, phase margin, and reference noise.

8.2.2.5.1 Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control loop rejects ripple noise from the input source to make the DC output voltage as noise-free as possible across the frequency spectrum (usually 10 Hz to 10 MHz). Equation 6 gives the PSRR calculation as a function of frequency where input noise voltage $[V_{S(IN)}(f)]$ and output noise voltage $[V_{S(OUT)}(f)]$ are understood to be purely ac signals.

$$\text{PSRR (dB)} = 20 \text{ Log}_{10} \left[\frac{V_{S(IN)}(f)}{V_{S(OUT)}(f)} \right] \quad (6)$$

Noise that couples from the input to the internal reference voltage for the control loop is also a primary contributor to reduced PSRR magnitude and bandwidth. This reference noise is greatly filtered by the noise reduction capacitor at the NR pin of the LDO in combination with an internal filter resistor (R_{SS}) for optimal PSRR.

The LDO is often employed not only as a DC-DC regulator, but also to provide exceptionally clean power-supply voltages that are free of noise and ripple to power-sensitive system components. This usage is especially true for the TPS7A4701-EP.

8.2.2.5.2 Load Step Transient Response

The load step transient response is the output voltage response by the LDO to a step change in load current whereby output voltage regulation is maintained. The worst-case response is characterized for a load step of 10 mA to 1 A (at 1 A per microsecond) and shows a classic, critically-damped response of a very stable system. The voltage response shows a small dip in the output voltage when charge is initially depleted from the output capacitor and then the output recovers as the control loop adjusts itself. The depth of the charge depletion immediately after the load step is directly proportional to the amount of output capacitance. However, to some extent, the speed of recovery is inversely proportional to that same output capacitance. In other words, larger output capacitances act to decrease any voltage dip or peak occurring during a load step but also decrease the control-loop bandwidth, thereby slowing response.

The worst-case, off-loading step characterization occurs when the current step transitions from 1 A to 0 mA. Initially, the LDO loop cannot respond fast enough to prevent a small increase in output voltage charge on the output capacitor. Because the LDO cannot sink charge current, the control loop must turn off the main pass-FET to wait for the charge to deplete, thus giving the off-load step its typical monotonic decay (which appears triangular in shape).

8.2.2.5.3 Noise

The TPS7A4701-EP is designed, in particular, for system applications where minimizing noise on the power-supply rail is critical to system performance. This scenario is the case for phase-locked loop (PLL)-based clocking circuits for instance, where minimum phase noise is all important, or in-test and measurement systems where even small power-supply noise fluctuations can distort instantaneous measurement accuracy. Because the TPS7A4701-EP is also designed for higher voltage industrial applications, the noise characteristic is well designed to minimize any increase as a function of the output voltage.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker or 1/f noise that is a property of resistors and dominates at lower frequencies as a function of 1/f, burst noise, and avalanche noise).

To calculate the LDO RMS output noise, a spectrum analyzer must first measure the spectral noise across the bandwidth of choice (typically 10 Hz to 100 kHz in units of $\mu\text{V}/\sqrt{\text{Hz}}$). The RMS noise is then calculated in the usual manner as the integrated square root of the squared spectral noise over the band, then averaged by the bandwidth.

8.2.3 Application Curves




Figure 25. Startup with EN Pin rising (10 ms/DIV)




Figure 26. Output Noise Voltage, 10 Hz to 100 kHz (10 ms/DIV)

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range of 3 V to 35 V. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

9.1 Power Dissipation (P_D)

Power dissipation must be considered in the PCB design. In order to minimize risk of device operation above 125°C, use as much copper area as available for thermal dissipation. Do not locate other power-dissipating devices near the LDO.

Power dissipation in the regulator depends on the input to output voltage difference and load conditions. P_D can be calculated using [Equation 7](#):

$$P_D = (V_{OUT} - V_{IN}) \times I_{OUT} \quad (7)$$


It is important to note that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input voltage necessary for output regulation to be obtained.

The primary heat conduction path for the QFN (RGW) package is through the thermal pad to the PCB. The thermal pad must be soldered to a copper pad area under the device. Thermal vias are recommended to improve the thermal conduction to other layers of the PCB.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (θ_{JA}) of the combined PCB and device package and the temperature of the ambient air (T_A), according to [Equation 8](#).

$$T_J = T_A + (\theta_{JA} \times P_D) \quad (8)$$

Unfortunately, this thermal resistance (θ_{JA}) depends primarily on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the spreading planes. The θ_{JA} recorded in the [Thermal Information](#) table is determined by the JEDEC standard, PCB, and copper-spreading area and is to be used only as a relative measure of package thermal performance. Note that for a well-designed thermal layout, θ_{JA} is actually the sum of the QFN package junction-to-case (bottom) thermal resistance (θ_{JCbot}) plus the thermal resistance contribution by the PCB copper. By knowing θ_{JCbot} , the minimum amount of appropriate heat sinking can be used to estimate θ_{JA} with [Figure 27](#). θ_{JCbot} can be found in the [Thermal Information](#) table.



NOTE: θ_{JA} value at a board size of 9-in² (that is, 3-in × 3-in) is a JEDEC standard.

Figure 27. θ_{JA} vs Board Size

10.3 Thermal Protection

The TPS7A4701-EP contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature (T_J) of the main pass-FET exceeds 170°C (typical). Thermal shutdown hysteresis assures that the LDO again resets (turns on) when the temperature falls to 150°C (typical). Because the TPS7A4701-EP is capable of supporting high input voltages, a great deal of power can be expected to be dissipated across the device at low output voltages, which causes a thermal shutdown. The thermal time-constant of the semiconductor die is fairly short, and thus the output oscillates on and off at a high rate when thermal shutdown is reached until power dissipation is reduced.

For reliable operation, the junction temperature must be limited to a maximum of 125°C. To estimate the thermal margin in a given layout, increase the ambient temperature until the thermal protection shutdown is triggered using worst-case load and highest input voltage conditions. For good reliability, thermal shutdown must be designed to occur at least 45°C above the maximum expected ambient temperature condition for the application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4701-EP is designed to protect against thermal overload conditions. The circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A4701-EP into thermal shutdown degrades device reliability.

10.4 Estimating Junction Temperature

JEDEC standards now recommend the use of PSI thermal metrics to estimate the junction temperatures of the LDO while in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These PSI metrics are determined to be significantly independent of copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are given in the [Thermal Information](#) table and are used in accordance with [Equation 9](#).

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$

where:

- P_D is the power dissipated as explained in [Equation 7](#),
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge.

(9)

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『[TPS7A47EVM-094評価モジュール](#)』
- 『[低ドロップアウト・レギュレータでフィードフォワード・コンデンサを使用することの長所と短所](#)』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

ANY-OUT, PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7A4701MRGWREP	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7A4701M
V62/17601-01XE	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7A4701M

- ⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).
- ⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- ⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- ⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- ⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- ⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


RGW 20

VQFN - 1 mm max height

5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4227157/A

VQFN - 1 mm max height

Top View:

- Overall width: 5.1 (B) / 4.9
- Overall height: 5.1 / 4.9
- PIN 1 INDEX AREA (hatched)

Side View:

- Height: 1 MAX
- Seating Plane (C)
- Feature: 0.05 / 0.00
- Feature: 0.08 (C)


End View:

- Width: 3.15 ± 0.1
- Pin pitch: 2X 2.6
- Pin 1 ID (OPTIONAL)
- Feature: 16X 0.65
- Feature: 5
- Feature: 2X 2.6
- Feature: 1
- Feature: 11
- Feature: 15
- Feature: 20X 0.36 / 0.26
- Feature: 20X 0.65 / 0.45
- Feature: 20
- Feature: 16
- Feature: 21
- Feature: SYMM
- Feature: (0.1) TYP

Feature Callouts:


- PIN 1 INDEX AREA
- PIN 1 ID (OPTIONAL)
- SEATING PLANE (C)
- SYMM
- (0.1) TYP

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE

SCALE: 15X




SOLDER MASK DETAILS

4219039/A 06/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 75% PRINTED COVERAGE BY AREA
 SCALE: 15X

4219039/A 06/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月