

TPS7A4101 入力電圧50V、50mA、超高電圧リニア・レギュレータ

1 特長

- 広い入力電圧範囲 (7V~50V)
- 精度
 - 公称値: 1%
 - ライン、負荷、温度の全範囲にわたる精度: 2.5%
- 低い静止電流: 25µA
- シャットダウン時の静止電流: 4.1µA
- 最大出力電流: 50mA
- CMOSロジック・レベル互換のイネーブル・ピン
- 可変出力電圧: 約1.175V~48V
- セラミック・コンデンサで安定動作
 - 入力容量: $\geq 1\mu F$
 - 出力容量: $\geq 4.7\mu F$
- ドロップアウト電圧: 290mV
- 電流制限およびサーマル・シャットダウン保護機能を内蔵
- パッケージ: 熱特性の優れたHVSSOP-8 PowerPAD™
- 動作温度範囲: -40°C~125°C

2 アプリケーション

- 高い過渡電圧の生じる産業用バスから給電されるマイクロプロセッサやマイクロコントローラ
- 産業用オートメーション
- テレコム・インフラストラクチャ
- 車載用
- LEDライティング
- バイアス電源

3 概要

TPS7A4101は、熱的に強化されたパッケージ(HVSSOP-8)の利点を活かした超高耐圧リニア・レギュレータであり、最高50Vの連続DCまたは過渡入力電圧に耐えることができます。

TPS7A4101は、4.7µFより大きな任意の出力容量と1µFより大きな任意の入力容量を接続した場合、全温度および許容範囲にわたって安定に動作します。このように、本デバイスは小型パッケージ(HVSSOP-8)を採用しており、小さな出力コンデンサを使用できることから、最小限の基板面積で実装できます。さらにTPS7A4101は、低電流のシャットダウン・モードを有効にするための、標準CMOSロジック互換のイネーブル・ピン(EN)を備えています。

TPS7A4101は、フォルト条件中にシステムを保護するためのサーマル・シャットダウンおよび電流制限機能を備えています。HVSSOP-8パッケージ品の動作温度範囲は $T_J = -40^\circ C \sim 125^\circ C$ です。

さらにTPS7A4101は、テレコムおよび産業用アプリケーションの中間電圧レールから低電圧電源を生成するのに理想的です。このデバイスは適切にレギュレートされた電圧レールを供給できるだけでなく、非常に大きな高速の過渡電圧にも耐え、レギュレーションを維持できます。これらの機能を活かし、幅広いアプリケーション向けに、より簡単でコスト効率の優れた電気的サージ保護回路を実現できます。


製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS7A4101	HVSSOP (8) ⁽²⁾	3.00mmx3.00mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

(2) HVSSOPはMSOPと同一です。

代表的なアプリケーションの図



目次

1 特長	1	7.4 Device Functional Modes	9
2 アプリケーション	1	8 Application and Implementation	10
3 概要	1	8.1 Application Information	10
4 改訂履歴	2	8.2 Typical Application	11
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	12
6 Specifications	3	10 Layout	13
6.1 Absolute Maximum Ratings	3	10.1 Layout Guidelines	13
6.2 ESD Ratings	3	10.2 Layout Example	14
6.3 Recommended Operating Conditions	4	11 デバイスおよびドキュメントのサポート	15
6.4 Thermal Information	4	11.1 ドキュメントの更新通知を受け取る方法	15
6.5 Electrical Characteristics	5	11.2 コミュニティ・リソース	15
6.6 Typical Characteristics	6	11.3 商標	15
7 Detailed Description	8	11.4 静電気放電に関する注意事項	15
7.1 Overview	8	11.5 Glossary	15
7.2 Functional Block Diagram	8	12 メカニカル、パッケージ、および注文情報	15
7.3 Feature Description	8		

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (August 2015) から Revision B に変更


	Page
• ドキュメント全体でMSOPをHVSSOPに変更	1
• Changed minimum specifications of –55 V to –60 V and changed maximum specifications of 55 V to 60 V in <i>Voltage</i> parameter of <i>Absolute Maximum Ratings</i> table	3
• Added parameter names to <i>Recommended Operating Conditions</i> table	4
• Deleted T_J parameter from <i>Electrical Characteristics</i> table	5
• Deleted <i>Dissipation Ratings</i> table	6
• Changed T_J value for disabled mode operating mode from 165 to 170°C	9

2011年12月発行のものから更新

	Page
• 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• Changed maximum <i>Recommended Operation Conditions</i> values for VIN, VOUT, and VEN	4

5 Pin Configuration and Functions

**DGN Package
8-Pin HVSSOP
Top View**



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT	1	O	Regulator output. A capacitor greater than 4.7 μ F must be tied from this pin to ground to assure stability.
FB	2	I	This pin is the input to the control-loop error amplifier. This pin is used to set the output voltage of the device.
NC	3, 6, 7	—	Not internally connected. This pin must either be left open or tied to GND.
GND	4	—	Ground
EN	5	I	This pin turns the regulator on or off. If $V_{EN} \geq V_{EN_HI}$ the regulator is enabled. If $V_{EN} \leq V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \leq V_{IN}$ at all times.
IN	8	I	Input supply
PowerPAD	—	—	Solder to printed-circuit-board (PCB) to enhance thermal performance. The PowerPAD is internally connected to GND. Although the PowerPAD can be left floating, TI highly recommends connecting the PowerPAD to the GND plane.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	IN pin to GND pin	-0.3	60	V
	OUT pin to GND pin	-0.3	60	
	OUT pin to IN pin	-60	0.3	
	FB pin to GND pin	-0.3	2	
	FB pin to IN pin	-60	0.3	
	EN pin to IN pin	-60	0.3	
	EN pin to GND pin	-0.3	60	
Current	Peak output	Internally limited		
Temperature	Operating junction, T_J	-40	125	°C
	Storage, T_{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	7	50	V	
V_{OUT}	Output voltage	1.161	48	V	
V_{EN}	Enable pin voltage	0	50	V	
I_{OUT}	Output current	0	50	mA	

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A4101	UNIT
		DGN (HVSOP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.7	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	54.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	37.8	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	15.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Electrical Characteristics

at $T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = V_{OUT(NOM)} + 2 \text{ V}$ or $V_{IN} = 7 \text{ V}$ (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 100 \mu\text{A}$, $C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 4.7 \mu\text{F}$, and FB tied to OUT (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range		7	50		V
V_{REF}	Internal reference	$T_J = 25^\circ\text{C}$, $V_{FB} = V_{REF}$, $V_{IN} = 9 \text{ V}$, $I_{OUT} = 25 \text{ mA}$	1.161	1.173	1.185	V
V_{OUT}	Output voltage range ⁽¹⁾	$V_{IN} \geq V_{OUT(NOM)} + 2 \text{ V}$	V_{REF}	48		V
	Nominal accuracy	$T_J = 25^\circ\text{C}$, $V_{IN} = 9 \text{ V}$, $I_{OUT} = 25 \text{ mA}$	-1	1		% V_{OUT}
	Overall accuracy	$V_{OUT(NOM)} + 2 \text{ V} \leq V_{IN} \leq 24 \text{ V}^{(2)}$ $100 \mu\text{A} \leq I_{OUT} \leq 50 \text{ mA}$	-2.5	2.5		% V_{OUT}
$\Delta V_{O(\Delta V)}$	Line regulation	$7 \text{ V} \leq V_{IN} \leq 50 \text{ V}$		0.03		% V_{OUT}
$\Delta V_{O(\Delta V_L)}$	Load regulation	$100 \mu\text{A} \leq I_{OUT} \leq 50 \text{ mA}$		0.31		% V_{OUT}
V_{DO}	Dropout voltage	$V_{IN} = 17 \text{ V}$, $V_{OUT(NOM)} = 18 \text{ V}$, $I_{OUT} = 20 \text{ mA}$		290		mV
		$V_{IN} = 17 \text{ V}$, $V_{OUT(NOM)} = 18 \text{ V}$, $I_{OUT} = 50 \text{ mA}$		0.78	1.3	V
I_{LIM}	Current limit	$V_{OUT} = 90\% V_{OUT(NOM)}$, $V_{IN} = 7 \text{ V}$, $T_J \leq 85^\circ\text{C}$	51	117	200	mA
		$V_{OUT} = 90\% V_{OUT(NOM)}$, $V_{IN} = 9 \text{ V}$	51	128	200	
I_{GND}	Ground current	$7 \text{ V} \leq V_{IN} \leq 50 \text{ V}$, $I_{OUT} = 0 \text{ mA}$		25	65	μA
		$I_{OUT} = 50 \text{ mA}$		25		
I_{SHDN}	Shutdown supply current	$V_{EN} = 0.4 \text{ V}$		4.1	20	μA
I_{FB}	Feedback current ⁽³⁾		-0.1	0.01	0.1	μA
I_{EN}	Enable current	$7 \text{ V} \leq V_{IN} \leq 50 \text{ V}$, $V_{IN} = V_{EN}$		0.02	1	μA
V_{EN_HI}	Enable high-level voltage			1.5	V_{IN}	V
V_{EN_LO}	Enable low- level voltage			0	0.4	V
V_{NOISE}	Output noise voltage	$V_{IN} = 12 \text{ V}$, $V_{OUT(NOM)} = V_{REF}$, $C_{OUT} = 10 \mu\text{F}$, $BW = 10 \text{ Hz}$ to 100 kHz		58		μV_{RMS}
		$V_{IN} = 12 \text{ V}$, $V_{OUT(NOM)} = 5 \text{ V}$, $C_{OUT} = 10 \mu\text{F}$, $C_{BYP}^{(4)} = 10 \text{ nF}$, $BW = 10 \text{ Hz}$ to 100 kHz		73		
$PSRR$	Power-supply rejection ratio	$V_{IN} = 12 \text{ V}$, $V_{OUT(NOM)} = 5 \text{ V}$, $C_{OUT} = 10 \mu\text{F}$, $C_{BYP}^{(4)} = 10 \text{ nF}$, $f = 100 \text{ Hz}$		65		dB
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		170		°C
		Reset, temperature decreasing		150		

- (1) To ensure stability at no-load conditions, a current from the feedback resistive network greater than or equal to $10 \mu\text{A}$ is required.
- (2) Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load ($P \approx (V_{IN} - V_{OUT}) \times I_{OUT} = (24 \text{ V} - V_{REF}) \times 50 \text{ mA} \approx 1.14 \text{ W}$). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heatsinking.
- (3) $I_{FB} > 0$ flows out of the device.
- (4) C_{BYP} refers to a bypass capacitor connected to the FB and OUT pins.

6.6 Typical Characteristics

at $T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = V_{OUT(NOM)} + 2\text{ V}$ or $V_{IN} = 9\text{ V}$ (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 4.7\text{ }\mu\text{F}$, and FB tied to OUT (unless otherwise noted)




Figure 1. Load Transient Response




Figure 2. Line Regulation




Figure 3. Feedback Voltage




Figure 4. Quiescent Current vs Input Voltage




Figure 5. Feedback Current





Figure 6. Ground Current

Typical Characteristics (continued)

at $T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 2 \text{ V}$ or $V_{\text{IN}} = 9 \text{ V}$ (whichever is greater), $V_{\text{EN}} = V_{\text{IN}}$, $I_{\text{OUT}} = 100 \mu\text{A}$, $C_{\text{IN}} = 1 \mu\text{F}$, $C_{\text{OUT}} = 4.7 \mu\text{F}$, and FB tied to OUT (unless otherwise noted)



7 Detailed Description


7.1 Overview

The TPS7A4101 belongs to a family of linear regulators that use an innovative BiCMOS process technology to achieve very high maximum input and output voltages.

This process not only allows the TPS7A4101 to maintain regulation during very fast high-voltage transients up to 50 V, but this process also allows the TPS7A4101 to regulate from a continuous high-voltage input rail. Unlike other regulators created using bipolar technology, the TPS7A4101 ground current is also constant over its output current range, resulting in increased efficiency and lower power consumption.

These features, combined with a high thermal performance HVSSOP-8 PowerPAD package, make this device ideal for industrial and telecom applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable Pin Operation

The TPS7A4101 provides an enable pin (EN) feature that turns on the regulator when $V_{EN} > 1.5$ V.

7.3.2 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, thus providing protection from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to a maximum of 125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4101 is designed to protect against overload conditions. The protection circuitry is not intended to replace proper heatsinking. Continuously running the device into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as $V_{IN(min)}$.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device (as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN_HI}$	$I_{OUT} < I_{LIM}$	$T_J < 125^\circ C$
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN_HI}$	—	$T_J < 125^\circ C$
Disabled mode (any true condition disables the device)	—	$V_{EN} < V_{EN_LO}$	—	$T_J > 170^\circ C$

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Adjustable Operation

The TPS7A4101 has an output voltage range of approximately 1.175 V to 48 V. The nominal output voltage of the device is set by two external resistors, as shown in [Figure 12](#).




Figure 12. Adjustable Operation for Maximum AC Performance

R_1 and R_2 can be calculated for any output voltage range using the formula shown in [Equation 1](#). To ensure stability under no-load conditions, this resistive network must provide a current greater than or equal to 10 μ A.

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{V_{OUT}}{R_1 + R_2} \geq 10 \mu\text{A} \quad (1)$$

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

8.1.2 Transient Voltage Protection

One of the primary applications of the TPS7A4101 is to provide transient voltage protection to sensitive circuitry that may be damaged in the presence of high-voltage spikes.

This transient voltage protection can be more cost-effective and compact compared to topologies that use a transient voltage suppression (TVS) block.

8.2 Typical Application




Figure 13. Example Circuit to Maximize Transient Performance

8.2.1 Design Requirements

For this design example, use the following parameters listed in [Table 2](#).

Table 2. Design Parameters

PARAMETER	VALUE
V_{IN}	12 V, with 50 V surge tolerance
V_{OUT}	5 V (ideal), 4.981 V (actual)
I_{OUT}	28 mA
Accuracy	5 %
R_1, R_2	162 kΩ, 49.9 kΩ

8.2.2 Detailed Design Procedure

The maximum value of total feedback resistance can be calculated to be 500 kΩ. [Equation 1](#) was used to calculate R_1 and R_2 , and standard 1% resistors were selected to keep the accuracy within the 5% allocation. 10-μF ceramic input and output capacitors were selected, along with a 10-nF bypass capacitor for optimal AC performance.

8.2.2.1 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

High ESR capacitors may degrade PSRR.

8.2.2.2 Input and Output Capacitor Requirements

The TPS7A4101 high voltage linear regulator achieves stability with a minimum output capacitance of 4.7 μF and input capacitance of 1 μF; however, TI highly recommends using 10-μF output and input capacitors to maximize AC performance.

8.2.2.3 Bypass Capacitor Requirements

Although a bypass capacitor (C_{BYP}) is not needed to achieve stability, TI highly recommends using a 10-nF bypass capacitor to maximize AC performance (including line transient, noise and PSRR).

8.2.2.4 Maximum AC Performance

To maximize line transient, noise, and PSRR performance, TI recommends including 10-μF (or higher) input and output capacitors, and a 10-nF bypass capacitor; see [Figure 12](#). The solution shown delivers minimum noise levels of 58 μV_{RMS} and power-supply rejection levels above 36 dB from 10 Hz to 10 MHz.

8.2.2.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

The presence of the C_{BYP} capacitor may greatly improve the TPS7A4101 line transient response, as noted in Figure 1.

8.2.3 Application Curve




Figure 14. Line Transient Response vs C_{BYP}

9 Power Supply Recommendations

The input supply for the LDO should not exceed its recommended operating conditions (7 V to 50 V). The input voltage should provide adequate headroom for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance. The input and output supplies should also be bypassed with 10- μF capacitors located near the input and output pins. There should be no other components located between these capacitors and the pins.

10 Layout

10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized to maximize performance and ensure stability. Every capacitor (C_{IN} , C_{OUT} , C_{BYP}) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7A4101 evaluation board, available at www.ti.com.

10.1.1 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, thus providing protection from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of 125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4101 has been designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS7A4101 into thermal shutdown degrades device reliability.

10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the [Thermal Information](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element, as shown in [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) I_{OUT} \quad (2)$$

10.1.3 Package Mounting

Solder pad footprint recommendations for the TPS7A4101 are available at the end of this document and at www.ti.com.

10.2 Layout Example




Figure 15. Recommended Layout Example

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.3 商標

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項

 すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなバラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.5 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7A4101DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SBB
TPS7A4101DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SBB
TPS7A4101DGNT	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SBB
TPS7A4101DGNT.A	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SBB

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4101DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A4101DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A4101DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS7A4101DGNT	HVSSOP	DGN	8	250	200.0	183.0	25.0

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B


PACKAGE OUTLINE

DGN0008B



HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES:

PowerPAD is a trademark of Texas Instruments.



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.10 X 2.21
0.125	1.88 X 1.98 (SHOWN)
0.15	1.72 X 1.81
0.175	1.59 X 1.67

4218837/B 03/2025

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated