









TPS7A16-Q1

TPS7A16-Q1 60V、5μA I_Q、100mA、低ドロップアウト電圧レギュレータ、イネ ーブルおよびパワー・グッド搭載

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1:-40℃~+125℃、T_Δ
 - デバイス HBM ESD 分類レベル H2
 - デバイス CDM ESD 分類レベル C3B
- 広い入力電圧範囲:3V~60V
- 超低静止電流:5µA
- 静止電流 (シャットダウン時):1µA
- 出力電流:100mA
- 低いドロップアウト電圧:60mV (20mA の場合)
- 精度:2%
- 利用可能なバージョン:
 - 固定出力電圧:3.3V、5V
 - 可変バージョン:約 1.2~18.5V
- 遅延時間をプログラム可能なパワー・グッド
- 電流制限およびサーマル・シャットダウン保護機能
- セラミック出力コンデンサで安定動作:
 - 2.2µF 以上
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- パッケージ: 熱特性の高い 8 ピン HVSSOP サーマ ル・パッド・パッケージ

2 アプリケーション

- 緊急通話 (eCall)
- バッテリ管理システム (BMS)
- オンボード・チャージャ (OBC) とワイヤレス・チャージャ
- DC/DC コンバータ

3 説明

TPS7A16-Q1 超低消費電力、低ドロップアウト (LDO) 電 圧レギュレータは、非常に低い静止電流、高い入力電圧、 および熱特性の優れた小型パッケージが特長です。

TPS7A16-Q1 は、連続的または散発的 (電源バックアッ プ) に使用するバッテリ駆動アプリケーション向けに設計さ れています。こうした用途では、システムのバッテリ駆動時 間を伸ばすために超低静止電流が不可欠です。


TPS7A16-Q1 は標準 CMOS ロジック互換のイネーブル・ ピン (EN) と、遅延時間をユーザーがプログラム可能なオ ープンドレインのアクティブ High パワー・グッド出力 (PG) を備えています。これらのピンは、電源レールのシーケン シングを必要とするマイクロコントローラ・ベースのバッテリ 駆動アプリケーションで使うことを目的としています。

さらに TPS7A16-Q1 は、セル数の多い電動工具パックか ら車載アプリケーションに至るまで、各種のマルチセル・ソ リューションから低電圧電源を生成する用途で設計されて います。適切にレギュレーションされた電圧レールを提供 できるだけでなく、過渡電圧時にもレギュレーションを維持 できます。これらの機能により、よりシンプルでコスト効率の 優れた電気的サージ保護回路が実現できます。

パッケージ情報

	* III IW	
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TPS7A16-Q1	DGN (HVSSOP, 8)	3.00mm x 3.00mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



代表的なアプリケーション回路図



Table of Contents

1 特長	1	7.3 Feature Description	10
2 アプリケーション		7.4 Device Functional Modes	11
3 説明		8 Application and Implementation	12
4 Revision History		8.1 Application Information	12
5 Pin Configuration and Functions		8.2 Typical Applications	12
6 Specifications		8.3 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings		8.4 Layout	18
6.2 ESD Ratings		9 Device and Documentation Support	<mark>2</mark> 1
6.3 Recommended Operating Conditions		9.1ドキュメントの更新通知を受け取る方法	<mark>2</mark> 1
6.4 Thermal Information		9.2 サポート・リソース	<mark>2</mark> 1
6.5 Electrical Characteristics		9.3 Trademarks	
6.6 Typical Characteristics		9.4 静電気放電に関する注意事項	
7 Detailed Description		9.5 用語集	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	21


4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (August 2014) to Revision E (May 2023)	Page
「特長」セクションに機能安全とパッケージの箇条書き項目を追加	1
• 「アプリケーション」セクションにリンクを追加	
· Changed pinout drawing to show pin 2 as FB/NC instead of FB/DNC and changed de	
Functions table	3
Changes from Revision C (August 2014) to Revision D (May 2016)	Page
データシートのタイトルを変更	1
Changed Handling Ratings table to ESD Ratings; moved storage temperature to Absorption	olute Maximum Ratings
Changed maximum EN pin voltage and added a row for EN slew rate	5
Changed UNIT for accuracy on V _{OUT}	
Changed Ground current to Quiescent current	6
Changed 図 6-2	7
Changed caption of 図 6-3	
Changed and added text in Enable (EN) section	10
Moved three paragraphs of text from Layout Examples to Layout Guidelines	18



5 Pin Configuration and Functions



NC - No internal connection

図 5-1. DGN Package, 8-Pin HVSSOP With Exposed Thermal Pad (Top View)

表 5-1. Pin Functions

PIN	l	TVDE	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.	
EN	5	I	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \le V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.	
FB/NC	2	I	This pin is a feedback pin when using an external resistor divider or an NC pin when using the device with fixed output voltage. When using the adjustable device, this pin must be connected through a resistor divide output for the device to function. If using a fixed output this pin can either be left floating or connected GND.	
GND	4	_	Ground pin	
IN	8	ı	Regulator input supply pin. A capacitor > 0.1 μ F must be tied from this pin to ground to assure stability. Connect a 10- μ F ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input tracer or high source impedances are encountered.	
NC	6	_	This pin can be left open or tied to any voltage between GND and IN.	
		Regulator output pin. A capacitor > 2.2 µF must be tied from this pin to ground to assure stability. Connect a 10-µF ceramic capacitor from OUT to GND (as close to the device as possible) to maximize ac performance.		
PG 3 O Power-good pin. Open-collector output; leave open or connect to GND if the power-good needed.		Power-good pin. Open-collector output; leave open or connect to GND if the power-good function is not needed.		
Thermal pa	ad	_	Solder to printed circuit board (PCB) to enhance thermal performance. Although the thermal pad can be left floating, connecting the thermal pad to the GND plane is highly recommended.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	IN pin to GND pin	-0.3	62		
	OUT pin to GND pin	-0.3	20		
	OUT pin to IN pin	-62	0.3		
	FB pin to GND pin	-0.3	3		
Voltage	FB pin to IN pin	-62	0.3	V	
	EN pin to IN pin	-62	0.3		
	EN pin to GND pin	-0.3	62		
	PG pin to GND pin	-0.3	5.5		
	DELAY pin to GND pin	-0.3	5.5		
Current Peak output		Internally	y limited		
Temperature	Operating virtual junction, T _J , absolute maximum range ⁽²⁾	-40	150	°C	
Temperature	Storage temperature range	-65	150	1 -C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				MIN	MAX	UNIT
	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		-2	2	kV
V _(ESD)		Observation and all (ODM) are a	Corner pins (OUT, GND, IN, and EN)	– 750	750	V
			Other pins	-500	500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

⁽²⁾ Permanent damage does not occur to the part operating within this range, though electrical performance is not guaranteed outside the operating ambient temperature range.



6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Unregulated input	3	60	V
V _{OUT}	Regulated output	1.2	18	V
EN	Voltage	0	V _{IN}	V
LIN	Slew rate, voltage ramp-up		1.5	V/µs
DELAY	Delay pin voltage	0	5	V
PG	Power-good pin voltage	0	5	V
TJ	Operating junction temperature range	-40	150	°C

6.4 Thermal Information

		TPS7A16-Q1	
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.2	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	45.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.3	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	14.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



6.5 Electrical Characteristics

at T_A = -40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5 V or V_{IN} = 3 V (whichever is greater), V_{EN} = V_{IN} , I_{OUT} = 10 μ A, C_{IN} = 1 μ F, C_{OUT} = 2.2 μ F, and FB tied to OUT (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		3		60	V
V _{REF}	Internal reference	$T_A = 25^{\circ}C$, $V_{FB} = V_{REF}$, $V_{IN} = 3$ V, $I_{OUT} = 10 \mu A$	1.169	1.193	1.217	V
V_{UVLO}	Undervoltage lockout threshold			2.7		V
	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 V$	V_{REF}		18.5	V
V _{OUT}	Nominal accuracy	T _A = 25°C, V _{IN} = 3 V, I _{OUT} = 10 μA	-2%		2%	
•001	Overall accuracy	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 60 \text{ V}^{(1)}$ 10 μ A \le I _{OUT} \le 100 mA	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	3 V ≤ V _{IN} ≤ 60 V		±1		%V _{OUT}
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μA ≤ I _{OUT} ≤ 100 mA		±1		%V _{OUT}
V	Duamantinalitana	V _{IN} = 4.5 V, V _{OUT(NOM)} = 5 V, I _{OUT} = 20 mA		60		mV
V_{DO}	Dropout voltage	V _{IN} = 4.5 V, V _{OUT(NOM)} = 5 V, I _{OUT} = 100 mA		265	500	mV
I _{LIM}	Current limit	V _{OUT} = 90% V _{OUT(NOM)} , V _{IN} = 3.0 V	101	225	400	mA
	Quiescent current	$3 \text{ V} \le \text{V}_{IN} \le 60 \text{ V}, \text{ I}_{OUT} = 10 \mu\text{A}$		5	15	μA
lQ		I _{OUT} = 100 mA		5		μA
I _{SHDN}	Shutdown supply current	V _{EN} = 0.4 V		0.59	5.0	μA
I _{FB}	Feedback current ⁽²⁾		-1	0.0	1	μA
I _{EN}	Enable current	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 12 \text{ V}, \text{V}_{\text{IN}} = \text{V}_{\text{EN}}$	-1	0.01	1	μA
V _{EN_HI}	Enable high-level voltage		1.2			V
V _{EN_LO}	Enable low- level voltage				0.3	V
	DC trip throughold	OUT pin floating, V _{FB} increasing, V _{IN} ≥ V _{IN_MIN}	85		95	%V _{OUT}
V_{IT}	PG trip threshold	OUT pin floating, V _{FB} decreasing, V _{IN} ≥ V _{IN_MIN}	83		93	%V _{OUT}
V _{HYS}	PG trip hysteresis			2.3	4	%V _{OUT}
V _{PG, LO}	PG output low voltage	OUT pin floating, V _{FB} = 80% V _{REF} , I _{PG} = 1mA			0.4	V
I _{PG, LKG}	PG leakage current	V _{PG} = V _{OUT(NOM)}	–1		1	μA
I _{DELAY}	DELAY pin current			1	2	μA
PSRR	Power-supply rejection ratio	V_{IN} = 3 V, $V_{\text{OUT(NOM)}}$ = V_{REF} , C_{OUT} = 10 μ F, f = 100 Hz		50		dB
т	Thermal chutdown temperature	Shutdown, temperature increasing		170		°C
T_{SD}	Thermal shutdown temperature	Reset, temperature decreasing		150		°C
T _A	Operating ambient temperature range		-40		125	°C


⁽¹⁾ Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load (P ≈ (V_{IN} – V_{OUT}) × I_{OUT} = (24 V – V_{REF}) × 50 mA ≈ 1.14 W). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heat sinking.

⁽²⁾ I_{FB} > 0 flows out of the device.



6.6 Typical Characteristics


at $T_A = -40$ °C to +125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT (unless otherwise noted)






6.6 Typical Characteristics (continued)

at $T_A = -40$ °C to +125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT (unless otherwise noted)



6.6 Typical Characteristics (continued)

at T_A = -40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5 V or V_{IN} = 3 V (whichever is greater), V_{EN} = V_{IN} , I_{OUT} = 10 μ A, C_{IN} = 1 μ F, C_{OUT} = 2.2 μ F, and FB tied to OUT (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TPS7A16-Q1 is an ultra low power, low-dropout (LDO) voltage regulator that offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16-Q1 also offers an enable pin (EN) and integrated open-drain, active-high, power-good output (PG) with a user-programmable delay.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable (EN)

The enable pin is a high-voltage-tolerant pin. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the V_{IN} pin. Make sure that $V_{EN} \le V_{IN}$ at all times.

When the enable signal is PWM pulses, the slew rate of the rising and falling edges must be less than 1.5 V/ μ s. Adding a 0.1- μ F capacitor from the EN pin to GND is recommended.

7.3.2 Regulated Output (V_{OUT})

The V_{OUT} pin is the regulated output based on the required voltage. The output has current limitation. During initial power-up, the regulator has a soft-start incorporated to control the initial current through the pass transistor. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the undervoltage lockout (UVLO) threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

7.3.3 PG Delay Timer (DELAY)

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).



7.4 Device Functional Modes

7.4.1 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pullup resistor. When no C_{DELAY} is used, the PG output is high-impedance when V_{OUT} is greater than the PG trip threshold (V_{IT}). If V_{OUT} drops below V_{IT} , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

To provide proper operation of the power-good feature, maintain $V_{IN} \ge 3 \text{ V } (V_{IN \text{ MIN}})$.

7.4.2 Power-Good Delay and Delay Capacitor

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT}, and V_{DELAY} exceeds V_{REF}.

The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10$ nF, the PG delay time is approximately 12 ms; that is, (10 nF × 1.193 V) / 1 μ A = 11.93 ms.

8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS7A16-Q1 ultra-low-power voltage regulator offers the benefit of ultra-low quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16-Q1 is designed for continuous or sporadic (power backup) battery-operated applications where ultra-low quiescent current is critical to extending system battery life.

8.2 Typical Applications

8.2.1 TPS7A1601-Q1 Circuit as an Adjustable Regulator




図 8-1. TPS7A1601-Q1 Circuit as an Adjustable Regulator Schematic

8.2.1.1 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage range	5.5 V to 40 V	
Output voltage	5 V	
Output current rating	100 mA	
Output capacitor range	2.2 μF to 100 μF	
Delay capacitor range	100 pF to 100 nF	

Product Folder Links: TPS7A16-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Adjustable Voltage Operation

The TPS7A1601-Q1 has an output voltage range from 1.194 V to 20 V. The nominal output of the device is set by two external resistors, as shown in \boxtimes 8-2:




図 8-2. Adjustable Operation

 R_1 and R_2 can be calculated for any output voltage range using the formula shown in ± 1 :

$$R_1 = R_2 \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \tag{1}$$

8.2.1.2.2 Resistor Selection

Use resistors in the order of megaohms ($M\Omega$) to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the quiescent current of the device).

If greater voltage accuracy is required, take into account the voltage offset contributions as a result of feedback current and use 0.1% tolerance resistors.

表 8-2 shows the resistor combination to achieve an output for a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while adhering to the formula shown in 式 1.

V _{OUT}	R ₁	R ₂	V _{OUT} /(R ₁ + R ₂) « I _Q	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 μΑ	±2%
1.8 V	1.18 ΜΩ	2.32 ΜΩ	514 nA	±(2% + 0.14%)
25 V	1.5 ΜΩ	1.37 ΜΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 ΜΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 ΜΩ	1.58 ΜΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 ΜΩ	327 nA	±(2% + 0.19%)
18 V	16.2 MΩ	1.15 ΜΩ	1038 nA	±(2% + 0.26%)

表 8-2. Selected Resistor Combinations

Close attention must be paid to board contamination when using high-value resistors; board contaminants can significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16 or using resistors in the order of hundreds or tens of kiloohms ($k\Omega$).

8.2.1.2.3 Capacitor Recommendations

Use low equivalent-series-resistance (ESR) capacitors for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable

Product Folder Links: TPS7A16-Q1



characteristics. Ceramic X7R capacitors offer improved overtemperature performance, whereas ceramic X5R capacitors are the most cost-effective and are available in higher values.

However, high-ESR capacitors can degrade PSRR.

8.2.1.2.4 Input and Output Capacitor Requirements

The TPS7A16-Q1 ultra-low-power, high-voltage linear regulators achieve stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, use a 10- μ F ceramic capacitor to maximize ac performance.


8.2.1.2.5 Feed-Forward Capacitor (Only for Adjustable Version)

Although a feed-forward capacitor (C_{FF}) from OUT to FB is not needed to achieve stability, using a 0.01- μ F feed-forward capacitor to maximizes ac performance.

8.2.1.2.6 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2.1.3 Application Curves



8.2.2 Automotive Applications

The TPS7A16-Q1 maximum input voltage of 60 V makes the device designed for use in automotive applications where high-voltage transients are present.

Events such as load-dump overvoltage (where the battery is disconnected while the alternator is providing current to a load) can cause voltage spikes from 25 V to 60 V. To prevent any damage to sensitive circuitry, local transient voltage suppressors can be used to cap voltage spikes to lower, more manageable voltages.

The TPS7A16-Q1 can be used to simplify and lower costs in such cases. The very high voltage range allows this regulator not only to withstand the voltages coming out of these local transient voltage suppressors, but even replace them, thus lowering system cost and complexity.




図 8-5. Low-Power Microcontroller Rail Sequencing in Automotive Applications Subjected to Load-Dump Transients

8.2.2.1 Design Requirements

表 8-3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage range	5.5 V to 60 V	
Output voltage	5 V	
Output current rating	100 mA	
Output capacitor range	2.2 μF to 100 μF	
Delay capacitor range	100 pF to 100 nF	

Product Folder Links: TPS7A16-Q1

8.2.2.2 Detailed Design Procedure

See the Capacitor Recommendations and Input and Output Capacitor Requirements sections.

8.2.2.2.1 Device Recommendations

The output is fixed, so choose the TPS7A1650-Q1.

8.2.2.3 Application Curves

See 図 8-3 and 図 8-4.

8.2.3 Multicell Battery Packs

Currently, battery packs can employ up to a dozen cells in series that, when fully charged, can have voltages of up to 55 V. Internal circuitry in these battery packs is used to prevent overcurrent and overvoltage conditions that can degrade battery life or even pose a safety risk; this internal circuitry is often managed by a low-power microcontroller, such as Tl's MSP430™. See the overview for microcontrollers (MCU) for more information.

The microcontroller continuously monitors the battery, whether the battery is in use or not. Although this microcontroller can be powered by an intermediate voltage taken from the multicell array, this approach unbalances the battery pack, degrading the battery life or adding cost to implement more complex cell-balancing topologies.

The best approach to power this microcontroller is to regulate down the voltage from the entire array to discharge every cell equally and prevent any balancing issues. This approach reduces system complexity and cost.

The TPS7A16-Q1 can be used for this application because this device can handle very high voltages (from the entire multicell array) and has very low quiescent current (to maximize battery life).




図 8-6. Protection Based on Low-Power Microcontroller Power From Multicell Battery Packs

8.2.3.1 Design Requirements

表 8-4. Device Parameters

2,0 = 0.1100						
DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage range	5.5 V to 55 V					
Output voltage	5 V					
Output current rating	100 mA					
Output capacitor range	2.2 μF to 100 μF					
Delay capacitor range	100 pF to 100 nF					

8.2.3.2 Detailed Design Procedure

See the *Device Recommendations*, *Capacitor Recommendations*, and *Input and Output Capacitor Requirements* sections.

Product Folder Links: TPS7A16-Q1

8.2.3.3 Application Curves

See **図 8-3** and **図 8-4**.

8.2.4 Battery-Operated Power Tools

High-voltage multicell battery packs support high-power applications (such as power tools) with high current drain when in use, highly intermittent use cycles, and physical separation between battery and motor.

In these applications, a microcontroller or microprocessor controls the motor. This microcontroller must be powered with a low-voltage rail coming from the high-voltage, multicell battery pack; as mentioned previously, powering this microcontroller or microprocessor from an intermediate voltage from the multicell array causes battery-pack life degradation or added system complexity because of cell balancing issues. In addition, this microcontroller or microprocessor must be protected from the high-voltage transients because of the motor inductance.

The TPS7A16-Q1 can be used to power the motor-controlled microcontroller or microprocessor; the device low quiescent current maximizes battery shelf life, and very high-voltage capabilities simplify system complexity by replacing voltage suppression filters, thus lowering system cost.




図 8-7. Low Power Microcontroller Power From Multicell Battery Packs in Power Tools

8.2.4.1 Design Requirements

表 8-5. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 60 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

8.2.4.2 Detailed Design Procedure

See the *Device Recommendations*, *Capacitor Recommendations*, and *Input and Output Capacitor Requirements* sections.

8.2.4.3 Application Curves

See **図** 8-3 and **図** 8-4.

8.3 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16-Q1 ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, the use of a 10- μ F ceramic capacitor to maximize ac performance is highly recommended.

Product Folder Links: TPS7A16-Q1

8.4 Layout

8.4.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, design the board with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and provide stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. Using vias and long traces is strongly discouraged because these components can impact system performance negatively and even cause instability.

If possible, and to provide the maximum performance denoted in this product data sheet, use the same layout pattern used for the TPS7A16-Q1 evaluation board, available at www.ti.com.

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.

Acceptable performance can possibly be obtained with alternative PCB layouts; however, the layout and schematic herein have been shown to produce good results and are meant as a guideline.

☑ 8-8 shows the schematic for the suggested layout. ☑ 8-9 and ☑ 8-10 show the top and bottom printed circuit board (PCB) layers for the suggested layout.

8.4.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that can couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors); these capacitively-coupled signals can produce undesirable output voltage transients. In these cases, use a fixed-voltage version of the TPS7A16-Q1, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

8.4.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness of removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element, as shown in \neq 2:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
 (2)

8.4.1.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.


Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat-spreading area. For reliable operation, limit junction temperature to a maximum of 125°C at the worst-case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use

Product Folder Links: TPS7A16-Q1

worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16-Q1 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A16-Q1 into thermal shutdown degrades device reliability.

8.4.2 Layout Examples



Copyright © 2017, Texas Instruments Incorporated

図 8-8. Schematic for Suggested Layout




図 8-9. Suggested Layout: Top Layer






図 8-10. Suggested Layout: Bottom Layer



9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.3 Trademarks

MSP430[™] and TI E2E[™] are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 19-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(-)	(=/			(-)	(4)	(5)		(-)
TPS7A1601QDGNRQ1	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PXZQ
TPS7A1601QDGNRQ1.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PXZQ
TPS7A1633QDGNRQ1	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXYQ
TPS7A1633QDGNRQ1.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXYQ
TPS7A1650QDGNRQ1	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PYAQ
TPS7A1650QDGNRQ1.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PYAQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jul-2025

OTHER QUALIFIED VERSIONS OF TPS7A16-Q1:

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1601QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1633QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1650QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0

3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.






NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.







NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated