





TPS799-Q1 JAJSQI0G - MARCH 2008 - REVISED JUNE 2023

TPS799-Q1 車載対応、200mA、低静止電流、超低ノイズ、高 PSRR、低ドロッ プアウト、リニア・レギュレータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み: 温度グレード -40°C~125°C、T_Δ
- イネーブル (EN) を備えた 200mA 低ドロップアウト (LDO) レギュレータ
- 低 I_O:40µA
- 複数の出力電圧バージョンを利用可能:
 - 固定出力:1.2V~4.5V
 - 可変出力:1.2V~6.5V
- 高 PSRR: 1kHz で 66dB、10kHz で 51dB
- 超低ノイズ:29.5µV_{RMS}
- 高速起動:45µs
- 2µF (標準値) の低 ESR 出力容量で安定動作
- 非常に優れた負荷 / ライン過渡応答
- 総合精度 2% (負荷、ライン、温度)
- 非常に低いドロップアウト: 100mV
- 薄型の SOT-23 および 2mm x 2mm WSON-6 パッ ケージ

2 アプリケーション

- インフォテインメントおよびクラスタ
- 先進運転支援システム (ADAS)


3 概要


TPS799-Q1 低ドロップアウト (LDO)、低消費電力リニア・ レギュレータは、極めて低いグランド電流で優れた AC 性 能を提供します。高い電源除去比 (PSRR)、低ノイズ、高 速スタートアップ、優れたライン / 負荷過渡応答を実現し ながら、消費するグランド電流はわずか 40µA (標準値) で す。TPS799-Q1 は、セラミック・コンデンサで安定動作が 可能であり、また、先進の BiCMOS 製造プロセスの採用 により、200mA 出力で 100mV (標準値) のドロップアウト 電圧を実現しています。TPS799-Q1 は、高性能な電圧リ ファレンスと帰還ループを使用して、すべての負荷、ライ ン、製造プロセス、および温度変化に対して2%の総合 精度を達成できます。このデバイスは、T_J = -40℃~ +125℃で完全に仕様が規定されており、薄型の SOT-23 および 2mm × 2mm の WSON パッケージで供給され、 ワイヤレス・ハンドセットおよび WLAN カード用に設計され ています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TPS799-Q1	DRV (WSON, 6)	2mm × 2mm
	DDC (SOT-23, 5)	2.9mm × 2.8mm

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は ピンも含まれます。





代表的なアプリケーション回路(可変電圧バージョン)

代表的なアプリケーション回路(固定電圧バージョン)



Table of Contents

1 特長 1	7.4 Device Functional Modes	10
2 アプリケーション1		<mark>11</mark>
3 概要1		11
4 Revision History		<mark>11</mark>
5 Pin Configuration and Functions3		13
6 Specifications4	0.41	13
6.1 Absolute Maximum Ratings4		15
6.2 ESD Ratings4		15
6.3 Recommended Operating Conditions4		15
6.4 Thermal Information4		15
6.5 Electrical Characteristics5		15
6.6 Typical Characteristics6		15
7 Detailed Description8		
7.1 Overview8	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagrams8		15
7.3 Feature Description9		
·		

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

貝付番方不尾の光子は以前を収しています。この以前限歴は光明版に早しています。	
Changes from Revision F (March 2015) to Revision G (June 2023)	Page
 ドキュメント全体で「SON」を「WSON」に変更 「特長」の車載特有の箇条書き項目を変更 Added DRV (WSON) pinout to Pin Configuration and Functions section. Changed Layout Example figure. 	1 3
Changes from Revision E (January 2012) to Revision F (March 2015)	Page
 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーション 源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポール、パッケージ、および注文情報」セクションを追加 高 PSRR を追加: 10kHz で 51dB	-ト」セクション、「メカニカ 1

Product Folder Links: TPS799-Q1



5 Pin Configuration and Functions



図 5-1. DDC Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

	PIN		TVDE	DECODIFICAL					
NAME	SOT-23	WSON	TYPE	DESCRIPTION					
EN	3	4	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.					
FB	_	2	I	Adjustable version only; this pin is the input to the control loop error amplifier, and is used to set the output voltage of the device.					
GND	2	3, Pad	_	Ground. The pad must be tied to GND.					
IN	1	6	I	Input supply.					
N/C	_	5	_	Not internally connected. This pin must either be left open or tied to GND.					
NR	4	2	_	Fixed-voltage versions only; connecting an external capacitor to this pin bypasses noise generated by the internal band gap. This capacitor allows output noise to be reduced to very low levels.					
OUT	5	1	0	Output of the regulator. A small capacitor (total typical capacitance $\geq 2~\mu F$ ceramic) is needed from this pin to ground to ensure stability.					



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT		
	Input, V _{IN}	-0.3	7	V		
Voltage	Enable, V _{EN}	-0.3	V _{IN} + 0.3	V		
	V _{OUT}	-0.3	-0.3 V _{IN} + 0.3			
	Peak output current	Internal	ly limited			
	Continuous total power dissipation	See Therma	al Information			
Ta mana a madu ma	Junction, T _J	-55	150	°C		
Temperature	Storage junction, T _{stg}	-55	150	°C		

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/
	Liecti Ostatic discriarge	Charged device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.7		6.5	V
I _{OUT}	Output current	0.5		200	mA
T _J	Operating junction temperature	-40		125	°C

6.4 Thermal Information

			TPS7		
	THERMAL METRIC ⁽¹⁾ (2)		DRV (SON)	DDC (SOT-23)	UNIT
		6 PINS	5 PINS		
R _{θJA}	Junction-to-ambient thermal resistance		74.2	178.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		58.8	70.7	°C/W
R _{θJB}	Junction-to-board thermal resistance		145.9	73.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		0.2	2.5	°C/W
ΨЈВ	Junction-to-board characterization parameter		54.4	74.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		7.2	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

English Data Sheet: SBVS097

⁽²⁾ For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



6.5 Electrical Characteristics

over operating temperature range (T_J = -40° C to 125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, and C_{NR} = 0.01 μ F (unless otherwise noted); for TPS79901-Q1, V_{OUT} = 3 V; typical values are at T_J = 25°C

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range ⁽¹⁾			2.7		6.5	V
V _{FB}	Internal reference (TPS79901-Q1)			1.169	1.193	1.217	V
V _{OUT}	Output voltage range (TPS79901-Q1)			V _{FB}		6.5 – V _{DO}	V
	Output accuracy	Nominal, T _J = 25°C		-1%		1%	
V _{OUT}	Output accuracy ⁽¹⁾	Over V_{IN} , I_{OUT} , temptoon $V_{OUT} + 0.3 V \le V_{IN} \le 500 \mu A \le I_{OUT} \le 200$	≤ 6.5 V,	-2%	±1%	2%	
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation ⁽¹⁾	V _{OUT(NOM)} + 0.3 V ≤	V _{IN} ≤ 6.5 V		0.02		%/V
$\Delta V_{OUT}\%/\Delta I_{OUT}$	Load regulation	500 μA ≤ I _{OUT} ≤ 200) mA		0.002		%/mA
V _{DO}	Dropout voltage ⁽²⁾ (V _{IN} = V _{OUT(NOM)} – 0.1 V)	V _{OUT} < 3.3 V V _{OUT} ≥ 3.3 V	I _{OUT} = 200 mA		100 90	175 160	mV
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(I)}$	JOM)	200	400	600	mA
I _{GND}	Ground pin current	500 μA ≤ I _{OUT} ≤ 200	· · · · · · · · · · · · · · · · · · ·		40	60	μA
I _{SHDN}	Shutdown current (I _{GND})	V _{EN} ≤ 0.4 V, 2.7 V ≤			0.15	1	μA
I _{FB}	Feedback pin current (TPS79901-Q1)			-0.5		0.5	μA
	Power-supply rejection ratio	V 0.05.V	f = 100 Hz		70		
DODD		V _{IN} = 3.85 V, V _{OUT} = 2.85 V,	f = 1 kHz		66		-ID
PSRR		$C_{NR} = 0.01 \mu F$	f = 10 kHz		51		dB
		I _{OUT} = 100 mA	f = 100 kHz		38		
	Output noise voltage	C _{NR} = 0.01 µF		,	10.5 V _{OUT}		
V_N	BW = 10 Hz to 100 kHz, V _{OUT} = 2.8 V	C _{NR} = none			94 V _{OUT}		μV_{RMS}
			C _{NR} = 0.001 µF		45		
-	Object our floor	V _{OUT} = 2.85 V,	C _{NR} = 0.047 µF		45		
T _{STR}	Start-up time	$R_L = 14 \Omega,$ $C_{OUT} = 2.2 \mu F$	C _{NR} = 0.01 µF		50		μs
			C _{NR} = none		50		
V _{EN(HI)}	Enable high (enabled)			1.2		V _{IN}	V
V _{EN(LO)}	Enable low (shutdown)			0		0.4	V
I _{EN(HI)}	Enable pin current, enabled	V _{EN} = V _{IN} = 6.5 V			0.03	1	μA
TSD	Thermal shutdown temperature	Shutdown, tempera		165		°C	
100	monnai shataown temperature	Reset, temperature decreasing			145		
T_J	Operating junction temperature			-40		125	°C
V_{UVLO}	Undervoltage lockout	V _{IN} rising		1.9	2.2	2.65	V
$V_{\text{UVLO,hys}}$	Hysteresis	V _{IN} falling			70		mV


⁽¹⁾ Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V, whichever is greater.

⁽²⁾ V_{DO} is not measured for devices with $V_{OUT(NOM)}$ < 2.8 V because minimum V_{IN} = 2.7 V.



6.6 Typical Characteristics


over operating temperature range (T_J = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, and C_{NR} = 0.01 μ F (unless otherwise noted); for TPS79901-Q1, V_{OUT} = 3 V; typical values are at T_J = 25°C



Product Folder Links: TPS799-Q1

6.6 Typical Characteristics (continued)

over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, and C_{NR} = 0.01 μ F (unless otherwise noted); for TPS79901-Q1, V_{OUT} = 3 V; typical values are at T_J = 25°C







図 6-7. Power-Supply Ripple Rejection vs $V_{IN} - V_{OUT}$, $I_{OUT} = 1$ mA






図 6-9. Power-Supply Ripple Rejection vs $V_{IN} - V_{OUT}$, $I_{OUT} = 200$ mA

7 Detailed Description

7.1 Overview

The TPS799-Q1 low-dropout (LDO) regulator combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection at very low headroom ($V_{IN}-V_{OUT}$). A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. The combination of high performance and low ground current make this device optimal for portable applications. All versions have thermal and overcurrent protection, and are fully specified from -40° C to $+125^{\circ}$ C.

The TPS799-Q1 also features inrush current protection with an EN toggle start-up, and overshoot detection at the output. When the EN toggle is used to start the device, current limit protection is immediately activated, restricting the inrush current to the device. If voltage at the output overshoots 5% from the nominal value, a pulldown resistor reduces the voltage to normal operating conditions, as illustrated in the *Functional Block Diagrams*.

7.2 Functional Block Diagrams




図 7-1. Fixed-Voltage Version

Product Folder Links: TPS799-Q1




図 7-2. Adjustable-Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS799-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device must not be operated in current limit for extended periods of time.

The PMOS pass transistor in the TPS799-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting can be appropriate.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

7.3.3 Dropout Voltage

The TPS799-Q1 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass transistor is in the linear region of operation and the input-to-output resistance is the R_{DS, ON} of the PMOS pass transistor. Because the PMOS transistor behaves like a resistor in dropout, V_{DO} scales approximately with output current.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is illustrated in \boxtimes 6-7 through \boxtimes 6-9 in the *Typical Characteristics* section.

7.3.4 Start-Up

Fixed voltage versions of the TPS799-Q1 use a quick-start circuit to fast-charge the noise-reduction capacitor, C_{NR} , if present (see \boxtimes 7-1). This circuit allows the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage C_{NR} capacitor must be used; most ceramic capacitors are appropriate in this configuration.

For the fastest start-up, apply V_{IN} first, then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. The quick-start switch is closed for approximately 135 μ s. To ensure that C_{NR} is fully charged during the quick-start time, a 0.01 μ F or smaller capacitor must be used.



7.3.5 Undervoltage Lockout (UVLO)

The TPS799-Q1 uses a UVLO circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that the circuit typically ignores undershoot transients on the input if they are less than 50-µs duration.

7.4 Device Functional Modes

Driving EN over 1.2 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode, thus reducing the operating current to 150 nA, nominal.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS799-Q1 LDO regulator combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high gain, high bandwidth error loop with good supply rejection at very low headroom ($V_{IN} - V_{OUT}$). Fixed-voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor at start-up. The combination of high performance and low ground current also make the TPS799-Q1 designed for portable applications. All versions have thermal and overcurrent protection and are fully specified from -40° C to $+125^{\circ}$ C.

 \boxtimes 8-1 shows the basic circuit connections for fixed-voltage model. \boxtimes 8-2 gives the connections for the adjustable output version (TPS79901-Q1). R_1 and R_2 can be calculated for any output voltage using the formula in \boxtimes 8-2. Sample resistor values for common output voltages are shown in \boxtimes 8-2.

8.2 Typical Application




図 8-1. Typical Application Circuit for Fixed-Voltage Version




図 8-2. Typical Application Circuit for Adjustable-Voltage Version



8.2.1 Design Requirements

Select the desired device based on the output voltage. Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- μF to 1- μF low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor can be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1- μF input capacitor can be necessary to ensure stability.

The TPS799-Q1 is designed to be stable with standard ceramic capacitors of values 2.2 μ F or larger. X5R and X7R type capacitors are best as they have minimal variation in value and ESR over temperature. Maximum ESR must be <1 Ω .

8.2.2.2 Feedback Capacitor Requirements (TPS79901-Q1 Only)

The feedback capacitor, C_{FB} , shown in \boxtimes 8-2 is required for stability. For a parallel combination of R_1 and R_2 equal to 250 k Ω , any value from 3 pF to 1 nF can be used. Fixed-voltage versions have an internal 30-pF feedback capacitor that is quick-charged at start-up. The adjustable version does not have this quick-charge circuit, so values below 5 pF must be used to ensure fast start-up; values above 47 pF can be used to implement an output voltage soft-start. Larger value capacitors also improve noise slightly. The TPS79901-Q1 device is stable in unity-gain configuration (OUT tied to FB) without C_{FB} .

8.2.2.3 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise-reduction capacitor (C_{NR}) is used with the TPS799-Q1, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- μ F noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2 μ A of divider current has the same noise performance as a fixed-voltage version. To further optimize noise, equivalent series resistance of the output capacitor can be set to approximately 0.2 Ω . This configuration maximizes phase margin in the control loop, reducing total output noise by up to 10%.

Noise can be referred to the feedback point (FB pin) such that with C_{NR} = 0.01 μ F, total noise is approximately given by \pm 1:

$$V_{N} = \frac{10.5\mu V_{RMS}}{V} \times V_{OUT}$$
 (1)

The adjustable version of the TPS79901-Q1 device does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the previous recommendations.

8.2.2.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increase duration of the transient response. In the adjustable version, adding C_{FB} between OUT and FB improves stability and transient response. The transient response of the TPS799-Q1 is enhanced by an active pulldown that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pulldown device behaves like a 350- Ω resistor to ground.

8.2.2.5 Minimum Load

The TPS799-Q1 is stable and well behaved with no output load. To meet the specified accuracy, a minimum load of 500 μ A is required. Below 500 μ A at junction temperatures near 125°C, the output can drift up enough to

Product Folder Links: TPS799-Q1

Copyright © 2023 Texas Instruments Incorporated

cause the output pulldown to turn on. The output pulldown limits voltage drift to 5% typically, but ground current can increase by approximately 50 μ A. In typical applications, the junction cannot reach high temperatures at light loads because there is no appreciable dissipated power. The specified ground current is valid at no load, in most applications.

8.2.3 Application Curve




図 8-3. Power-Supply Rejection Ratio vs Frequency

8.3 Power Supply Recommendations

This device is designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

8.4 Layout

8.4.1 Layout Guidelines

8.4.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, design the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

8.4.1.2 Thermal Consideration

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage from overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS799-Q1 is designed to protect against overload conditions. This circuitry was not intended to replace proper heat sinking. Continuously running the TPS799-Q1 into thermal shutdown degrades device reliability.



8.4.1.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the head from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element, as shown in ± 2 :

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(2)

8.4.1.4 Package Mounting

Solder pad footprint recommendations for the TPS799-Q1 are available from the TI web site at www.ti.com.

8.4.2 Layout Example




図 8-4. Layout Example

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SBVS097



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Using New Thermal Metrics application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, TPS799xxEVM-105 User's Guide

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS799-Q1

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

15

www.ti.com

9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS79901QDRVRQ1	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CFA
TPS79901QDRVRQ1.B	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CFA
TPS79912QDRVRQ1	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAV
TPS79912QDRVRQ1.B	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAV
TPS79915QDDCRQ1	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFC
TPS79915QDDCRQ1.B	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFC
TPS79915QDRVRQ1	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAQ
TPS79915QDRVRQ1.B	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAQ
TPS79918QDDCRQ1	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEW
TPS79918QDDCRQ1.B	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEW
TPS79925QDDCRQ1	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFM
TPS79925QDDCRQ1.B	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFM
TPS79927QDDCRQ1	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFD
TPS79927QDDCRQ1.B	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFD
TPS79927QDRVRQ1	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFK
TPS79927QDRVRQ1.B	Active	Production	WSON (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFK
TPS79933QDDCRQ1	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PSEQ
TPS79933QDDCRQ1.B	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PSEQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS799-Q1:

Catalog: TPS799

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



www.ti.com 25-Sep-2024


TAPE AND REEL INFORMATION





Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79901QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79912QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79915QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79915QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79918QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79925QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79927QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79927QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79933QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




www.ti.com 25-Sep-2024



*All dimensions are nominal

7 til dilliciololio die fiorilliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79901QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS79912QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79915QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79915QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79918QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79925QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79927QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79927QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79933QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月