

# TPS74301 1.5A、超低ドロップアウトレギュレータ、プログラム可能なシーケンシング付き

## 1 特長

- トラックピンによりフレキシブルなパワーアップシーケンシングが可能
- ライン、負荷、温度の範囲全体にわたって 1% の精度
- 外部バイアス電源により、最低 0.9V の入力電圧をサポート
- 0.8V～3.6V の可変出力
- 非常に低いドロップアウト:
  - 1.5A 時に 55mV (標準値)
- 2.2μF 以上の出力コンデンサで安定動作 (新チップ)
- 出力コンデンサなし、または任意の出力コンデンサで安定動作 (従来チップ)
- 非常に優れた過渡応答
- 5mm × 5mm × 1mm QFN および DPAK-7 パッケージで供給されます
- オープンドレインのパワーグッド
- アクティブ High イネーブル

## 2 アプリケーション

- ネットワーク接続ストレージ (NAS) - エンタープライズ
- ラックサーバー
- ネットワークインターフェイスカード (NIC)
- 商用ネットワークとサーバーの電源

## 3 概要


TPS743 低ドロップアウト (LDO) リニアレギュレータは、広範なアプリケーション向けの使いやすく堅牢な電力管理デザインです。このトラックピンを使用して、出力から外部電源をトラッキングすることができます。この機能は、多くのプロセッサのコアと I/O 電源ピンの間に存在する ESD 構造のストレスを最小限に抑えるのに役立ちます。イネーブル入力とパワーグッド出力により、外部レギュレータとの間でシーケンシングを簡単に行えます。この優れた柔軟性により、FPGA、DSP、および特殊なスタートアップ要件を持つ他のアプリケーションのシーケンス要件を満たすソリューションを構成できます。

高精度の基準電圧およびエラーアンプは、負荷、ライン、温度、プロセスの全体にわたって 1% の精度を維持します。このデバイスは 2.2μF 以上のあらゆる種類のコンデンサで安定動作します。各 LDO は低コストのセラミック出力コンデンサで安定し、ファミリは -40°C～125°C までは完全に定格内です。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージサイズ <sup>(2)</sup>
TPS74301	RGW	5mm × 5mm
	KTW	10.1mm × 15.24mm

- (1) 供給されているすべてのパッケージについては、[セクション 10](#) を参照してください。
- (2) パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	6.4 Device Functional Modes.....	<b>18</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>20</b>
<b>3 概要</b> .....	<b>1</b>	7.1 Application Information.....	20
<b>4 Pin Configurations and Functions</b> .....	<b>3</b>	7.2 Typical Application.....	23
Pin Descriptions.....	3	7.3 Power Supply Recommendations.....	25
<b>5 Specifications</b> .....	<b>5</b>	7.4 Layout.....	26
5.1 Absolute Maximum Ratings.....	5	<b>8 Device and Documentation Support</b> .....	<b>31</b>
5.2 ESD Ratings.....	5	8.1 Documentation Support.....	31
5.3 Recommended Operating Conditions.....	5	8.2 ドキュメントの更新通知を受け取る方法.....	31
5.4 Thermal Information.....	6	8.3 サポート・リソース.....	31
5.5 Electrical Characteristics.....	6	8.4 Trademarks.....	31
5.6 Typical Characteristics.....	9	8.5 静電気放電に関する注意事項.....	31
<b>6 Detailed Description</b> .....	<b>16</b>	8.6 用語集.....	31
6.1 Overview.....	16	<b>9 Revision History</b> .....	<b>31</b>
6.2 Functional Block Diagram.....	16	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>34</b>
6.3 Feature Description.....	18		

## 4 Pin Configurations and Functions




図 4-1. RGW PACKAGE 5 × 5 QFN-20 (TOP VIEW)




図 4-2. KTW PACKAGE DDPACK-7 SURFACE-MOUNT (Legacy only)

## Pin Descriptions

表 4-1. Pin Functions

PIN			TYPE <sup>(1)</sup>	DESCRIPTION
NAME	KTW (DDPAK)	RGW (QFN)		
Bias	6	10	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	I	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
GND	4	12	G	Ground.
IN	5	5–8	I	Unregulated input to the device.
NC	N/A	2–4, 13, 14, 17	—	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18–20	O	Regulated output voltage. No capacitor is required on this pin for stability.
PAD/TAB	—	—	—	Must be soldered to the ground plane for increased thermal performance.
PG	—	9	O	Power-Good (PG) is an open-drain, active-high output that indicates the status of V <sub>OUT</sub> . When V <sub>OUT</sub> exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V <sub>OUT</sub> is below this threshold the pin is driven to a low-impedance state. A pullup resistor from 10kΩ to 1MΩ must be connected from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.

表 4-1. Pin Functions (続き)

PIN			TYPE <sup>(1)</sup>	DESCRIPTION
NAME	KTW (DDPAK)	RGW (QFN)		
TRACK	1	15	I	Tracking pin. Connect this pin to the center tap of a resistor divider off of an external supply to program the device to track an external supply.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power, N/A = Not applicable.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{IN}$ , $V_{BIAS}$	Input voltage	−0.3	6	V
$V_{EN}$	Enable voltage	−0.3	6	V
$V_{PG}$	Power good voltage	−0.3	6	V
$I_{PG}$	PG sink current	0	1.5	mA
$V_{SS}$	Soft-start voltage	−0.3	6	V
$V_{FB}$	Feedback voltage	−0.3	6	V
$V_{OUT}$	Output voltage	−0.3	$V_{IN} + 0.3$	V
$I_{OUT}$	Maximum output current	Internally limited		
	Output short-circuit duration	Indefinite		
$P_{DISS}$	Continuous total power dissipation	See Thermal Information		
$T_J$	Junction Temperature (Legacy Chip)	−40	125	°C
	Junction Temperature (New Chip)	−40	150	°C
$T_{stg}$	Storage Temperature	−55	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input supply voltage	$V_{OUT} + V_{DO}$ ( $V_{IN}$ )	$V_{OUT} + 0.3$	5.5	V
$V_{EN}$	Enable supply voltage		$V_{IN}$	5.5	V
$V_{BIAS}$ <sup>(1)</sup>	BIAS supply voltage	$V_{OUT} + V_{DO}$ ( $V_{BIAS}$ ) <sup>(2)</sup>	$V_{OUT} + 1.6$ <sup>(2)</sup>	5.5	V
$V_{OUT}$	Output voltage	0.8		3.6	V
$I_{OUT}$	Output current	0		1.5	A
$C_{OUT}$	Output capacitor (legacy chip)	0			μF
	Output capacitor (new chip)	2.2			μF
$C_{IN}$	Input capacitor <sup>(3)</sup>	1			μF
$C_{BIAS}$	Bias capacitor	0.1	1		μF
$T_J$	Operating junction temperature	−40		125	°C

- (1) BIAS supply is required when  $V_{IN}$  is below  $V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ).  
(2)  $V_{BIAS}$  has a minimum voltage of 2.7 V or  $V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ), whichever is higher (new chip).  
(3) If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μF.

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS742				UNIT
		RGW (VQFN) (legacy chip)	RGW (VQFN) (new chip)	RGR (VQFN)	KTW (DDPAK/ TO-263)	
		20 PINS	20 PINS	20 PINS	7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.4	34.7	44.2	47.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.4	31	50.3	63.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	13.5	19.6	19.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	1.4	0.7	4.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	14.8	13.5	17.8	19.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.9	3.6	4.3	3.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

at  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{BIAS} = 5.0\text{ V}$ , and  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range		$V_{OUT} + V_{DO}$		5.5	V
$V_{BIAS}$	BIAS pin voltage range		2.375		5.25	V
$V_{REF}$	Internal reference	$T_J = 25^\circ\text{C}$	0.796	0.8	0.804	V
$V_{OUT}$	Output voltage	$V_{IN} = 5\text{ V}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{BIAS} = 5\text{ V}$	$V_{REF}$		3.6	V
$V_{OUT}$	Accuracy <sup>(1)</sup>	$2.375\text{ V} \leq V_{BIAS} \leq 5.25\text{ V}$ , $V_{OUT} + 1.62\text{ V} \leq V_{BIAS}$ , $50\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$	-1	$\pm 0.2$	1	%
$\Delta V_{OUT}(\Delta V_{IN})$	Line regulation	$V_{OUT(NOM)} + 0.3\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ , VQFN		0.0005	0.05	% / V
		$V_{OUT(NOM)} + 0.3\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ , DDPAK/TO-263		0.0005	0.06	
$\Delta V_{OUT}(\Delta I_{OUT})$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 50\text{ mA}$ (Legacy Chip)		0.013		% / mA
		$50\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$ (Legacy Chip)		0.04		
		$50\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$ (New Chip)		0.09		% / A
$V_{DO}$	$V_{IN}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 1.5\text{ A}$ , $V_{BIAS} - V_{OUT(NOM)} \geq 1.62\text{ V}$ , VQFN		55	100	mV
		$I_{OUT} = 1.5\text{ A}$ , $V_{BIAS} - V_{OUT(NOM)} \geq 1.62\text{ V}$ , DDPAK/TO-263 (Legacy chip only)		60	120	
	$V_{BIAS}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 1.5\text{ A}$ , $V_{IN} = V_{BIAS}$ (Legacy Chip)			1.4	V
		$I_{OUT} = 1.5\text{ A}$ , $V_{IN} = V_{BIAS}$ (New Chip)			1.43	
$I_{CL}$	Current limit	$V_{OUT} = 80\% \times V_{OUT(nom)}$ , (Legacy Chip)	1.8		4	A
		$V_{OUT} = 80\% \times V_{OUT(nom)}$ , (New Chip)	2		5.5	
$I_{BIAS}$	BIAS pin current	$I_{OUT} = 0\text{ mA}$ to $1.5\text{ A}$ (Legacy Chip)		2	4	mA
		$I_{OUT} = 0\text{ mA}$ to $1.5\text{ A}$ (New Chip)		1	2	

## 5.5 Electrical Characteristics (続き)

at  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{BIAS} = 5.0\text{ V}$ , and  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{SHDN}$	Shutdown supply current ( $I_{GND}$ )	$V_{EN} \leq 0.4\text{ V}$ (Legacy Chip)		1	100	$\mu\text{A}$
		$V_{EN} \leq 0.4\text{ V}$ , (New Chip)		0.85	2.75	
$I_{FB}$	Feedback pin current <sup>(3)</sup>	$I_{OUT} = 50\text{ mA}$ to $1.5\text{ A}$ (Legacy Chip)	–250	68	250	nA
		$I_{OUT} = 50\text{ mA}$ to $1.5\text{ A}$ (New Chip)	–30	0.15	30	nA
PSRR	Power-supply rejection ( $V_{IN}$ to $V_{OUT}$ )	1 kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (Legacy Chip)		73		dB
		1 kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (New Chip)		60		
		300 kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (Legacy Chip)		42		
		300 kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (New Chip)		30		
	Power-supply rejection ( $V_{BIAS}$ to $V_{OUT}$ )	1kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (Legacy Chip)		62		
		1kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$ (New Chip)		59		
$V_n$	Output noise voltage	300kHz, $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$		50		$\mu\text{Vrms} \times V_{out}$
		BW = 100Hz to 100kHz, $I_{OUT} = 1.5\text{ A}$ , $C_{SS} = 1\text{ nF}$ (Legacy Chip)		16		
$V_{TRAN}$	% $V_{OUT}$ droop during load transient	BW = 100 Hz to 100 kHz, $I_{OUT} = 3\text{ A}$ , $C_{SS} = 1\text{ nF}$ (New Chip)		20		% $V_{OUT}$
		$I_{OUT} = 50\text{ mA}$ to $1.5\text{ A}$ at $1\text{ A}/\mu\text{s}$ , $C_{OUT} = \text{none}$ (Legacy Chip)		3.5		
$V_{TRAN}$	% $V_{OUT}$ droop during load transient	$I_{OUT} = 50\text{ mA}$ to $1.5\text{ A}$ at $1\text{ A}/\mu\text{s}$ , $C_{OUT} = 2.2\text{ }\mu\text{F}$ (New Chip)		1.7		% $V_{OUT}$
$t_{STR}$	Minimum start-up time	$R_{LOAD}$ for $I_{OUT} = 1.5\text{ A}$ , $C_{SS} = \text{open}$ (Legacy Chip)		100		$\mu\text{s}$
		$R_{LOAD}$ for $I_{OUT} = 1.0\text{ A}$ , $C_{SS} = \text{open}$ (New Chip)		250		
$V_{EN(hi)}$	Enable input high level		1.1		5.5	V
$V_{EN(lo)}$	Enable input low level		0		0.4	V
$V_{EN(hys)}$	Enable pin hysteresis	(Legacy Chip)		50		mV
		(New Chip)		55		
$V_{EN(dg)}$	Enable pin deglitch time			20		$\mu\text{s}$
$I_{EN}$	Enable pin current	$V_{EN} = 5\text{ V}$ (Legacy Chip)		0.1	1	$\mu\text{A}$
		$V_{EN} = 5\text{ V}$ (New Chip)		0.1	0.25	
$V_{IT}$	PG trip threshold	$V_{OUT}$ decreasing (Legacy Chip)	86.5	90	93.5	% $V_{OUT}$
		$V_{OUT}$ decreasing (New Chip)	85	90	94	
$V_{HYS}$	PG trip hysteresis	(Legacy Chip)		3		% $V_{OUT}$
		(New Chip)		2.5		

## 5.5 Electrical Characteristics (続き)

at  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{BIAS} = 5.0\text{ V}$ , and  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{PG(I_O)}$	PG output low voltage			0.3	V
				0.12	
$I_{PG(I_{KG})}$	PG leakage current		0.03	1	$\mu\text{A}$
			0.001	0.05	
$T_J$	Operating junction temperature	-40		125	$^\circ\text{C}$
$T_{SD}$	Thermal shutdown temperature		155		$^\circ\text{C}$
			165		
			140		

- (1) For adjustable devices tested at 0.8V, resistor tolerance is not taken into account.
- (2) Dropout is defined as the voltage from the input to  $V_{OUT}$  when  $V_{OUT}$  is 2% below nominal.
- (3)  $I_{FB}$  current flow is out of the device.



## 5.6 Typical Characteristics

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




図 5-1. Load Regulation (legacy chip)




図 5-2. Load Regulation (new chip)




図 5-3. Load Regulation (legacy chip)




図 5-4. Load Regulation (new chip)




図 5-5. Line Regulation (legacy chip)




図 5-6. Line Regulation (new chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-7.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ ) (legacy chip)




Figure 5-8.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ ) (new chip)




Figure 5-9.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




Figure 5-10.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




Figure 5-11.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature (legacy chip)




Figure 5-12.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature (new chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




Figure 5-13.  $V_{BIAS}$  PSRR vs Frequency (legacy chip)




Figure 5-14.  $V_{BIAS}$  PSRR vs Frequency (new chip)




Figure 5-15.  $V_{IN}$  PSRR vs Frequency (legacy chip)




Figure 5-16.  $V_{IN}$  PSRR vs Frequency (legacy chip)




Figure 5-17.  $V_{IN}$  PSRR vs Frequency (new chip)




Figure 5-18.  $V_{IN}$  PSRR vs  $V_{IN} - V_{OUT}$  (legacy chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




图 5-19.  $V_{IN}$  PSRR vs  $(V_{IN} - V_{OUT})$  (new chip)




图 5-20. Noise Spectral Density (legacy chip)




图 5-21. Noise Spectral Density (new chip)




图 5-22.  $I_{BIAS}$  vs  $I_{OUT}$  and Temperature (legacy chip)




图 5-23. BIAS Pin Current vs Output Current and Temperature ( $T_J$ ) (new chip)




图 5-24.  $I_{BIAS}$  vs  $V_{BIAS}$  and  $V_{OUT}$  (legacy chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




FIG 5-25. BIAS Pin Current vs  $V_{BIAS}$  and Temperature ( $T_J$ ) (new chip)




FIG 5-26.  $I_{BIAS}$  Shutdown vs Temperature (legacy chip)




FIG 5-27. Low-Level PG Voltage vs PG Current (legacy chip)




FIG 5-28. Low-Level PG Voltage vs Current (new chip)




FIG 5-29.  $V_{BIAS}$  Line Transient (1.5A) (legacy chip)




FIG 5-30.  $V_{BIAS}$  Line Transient (new chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)





图 5-31.  $V_{IN}$  Line Transient (legacy chip)



New chip

图 5-32.  $V_{IN}$  Line Transient (new chip)




图 5-33. Output Load Transient Response (legacy chip)




图 5-34. Output Load Transient Response (new chip)




图 5-35. Tracking Response (legacy chip)




图 5-36. Power-Up/Power-Down (legacy chip)

## 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$  (legacy chip),  $V_{BIAS} = 5.0\text{V}$  (new chip),  $I_{OUT} = 50\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ ,  $C_{SS} = 0.01\mu\text{F}$  (legacy chip), and  $C_{OUT} = 10\mu\text{F}$  (unless otherwise noted)




图 5-37. Power-Up, Power-Down (new chip)




图 5-38. Turn-On Response (legacy chip)




图 5-39. Output Short Circuit Recovery

## 6 Detailed Description


## 6.1 Overview

The TPS743 belongs to a family of ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS743 devices to be stable with any output capacitor  $\geq 2.2\mu\text{F}$ . Transient response is also superior to PMOS topologies, particularly for low  $V_{\text{IN}}$  applications.

The TPS743 devices features a TRACK pin that allows the output to track an external supply. This feature is useful in minimizing the stress on ESD structures that are present between the CORE and I/O power pins of many processors. A power-good (PG) output is also available to allow supply monitoring and sequencing of follow-on supplies. To control the output turn-on, an enable (EN) pin with hysteresis and deglitch is provided to allow slow-ramping signals to be utilized for sequencing the device. The low  $V_{IN}$  and  $V_{OUT}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

## 6.2 Functional Block Diagram



### 6-1. Legacy chip Functional Block Diagram






図 6-2. New chip Functional Block Diagram

## 6.3 Feature Description

### 6.3.1 Enable/Shutdown

The enable (EN) pin is active high and is compatible with standard digital signaling levels.  $V_{EN}$  below 0.4V turns the regulator off, while  $V_{EN}$  above 1.1V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS743 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50mV of hysteresis and a deglitch circuit to help avoid on-off cycling because of small glitches in the  $V_{EN}$  signal.

The enable threshold is typically 0.8V and varies with temperature and process variations. Temperature variation is approximately  $-1\text{mV}/^{\circ}\text{C}$ ; therefore, process variation accounts for most of the variation in the enable threshold. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS743.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, EN must be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

### 6.3.2 Power-Good (QFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5V or lower rail through an external pullup resistor. This pin requires at least 1.1V on  $V_{BIAS}$  to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $V_{IT} + V_{HYS}$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops below 1.9V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1mA, so the pullup resistor for PG must be in the range of 10k $\Omega$  to 1M $\Omega$ . PG is only provided on the QFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

### 6.3.3 Internal Current Limit

The TPS743 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 1.8A and maintain regulation. The current limit responds in about 10 $\mu\text{s}$  to reduce the current during a short-circuit fault. Recovery from a short-circuit condition is well-controlled and results in very little output overshoot when the load is removed. See Output Short-Circuit Recovery in the *Typical Characteristics* section for output short-circuit recovery performance.

The internal current limit protection circuitry of the TPS743 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS743 above the rated current degrades device reliability.

## 6.4 Device Functional Modes

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.
- The device is not operating in dropout.

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 6.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

表 6-1 shows the conditions that lead to the different modes of operation.

**表 6-1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{EN}$	$V_{BIAS}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \geq V_{OUT} + 1.4 \text{ V}$	$I_{OUT} < I_{CL}$	$T_J < 125^{\circ}\text{C}$
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + 1.4 \text{ V}$	—	$T_J < 125^{\circ}\text{C}$
Disabled mode (any true condition disables the device)	$V_{IN} < V_{IN(min)}$	$V_{EN} < V_{EN(low)}$	$V_{BIAS} < V_{BIAS(min)}$	—	$T_J > 155^{\circ}\text{C}$

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

#### 7.1.1 Input, Output, and Bias Capacitor Requirements

The legacy chip device does not require any output capacitor for stability, however, the new chip requires an output capacitor of 2.2 $\mu$ F or greater. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, of any type or value.

The capacitance required on the IN and BIAS pins is strongly dependent on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{IN}$  and  $V_{BIAS}$  is 1 $\mu$ F. If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for  $V_{BIAS}$  is 4.7 $\mu$ F. Good quality, low ESR capacitors must be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors must be placed as close the pins as possible for optimum performance.

#### 7.1.2 Transient Response

The TPS743 is designed to have transient response within 5% for most applications without any output capacitor. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer  $V_{OUT}$  recovery time. Refer to Output Load Transient Response in the *Typical Characteristics* section. Because the legacy chip is stable without an output capacitor and the new chip is stable with output capacitors  $\geq 2.2\mu$ F, many applications can allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power can be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

#### 7.1.3 Dropout Voltage

The TPS743 offers industry-leading dropout performance, making the device well-suited for high-current low  $V_{IN}$ /low  $V_{OUT}$  applications. The extremely low dropout of the TPS743 allows the device to be used instead of a DC/DC converter and still achieve good efficiencies. This efficiency allows users to rethink the power architecture for user applications to find the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS743. The first specification (as shown in [Figure 7-1](#)) is referred to as  $V_{IN}$  Dropout and is for users wishing to apply an external bias voltage to achieve low dropout. This specification assumes that  $V_{BIAS}$  is at least 1.62V above  $V_{OUT}$ , which is the case for  $V_{BIAS}$  when powered by a 3.3V rail with 5% tolerance and with  $V_{OUT} = 1.5$ V. If  $V_{BIAS}$  is higher than  $3.3\text{V} \times 0.95$  or  $V_{OUT}$  is less than 1.5V,  $V_{IN}$  dropout is less than specified.




Figure 7-1. Typical Application of the TPS743 Using an Auxiliary Bias Rail

The second specification (shown in Figure 7-2), referred to as  $V_{BIAS}$  Dropout, is for users who wish to tie IN and BIAS together. This option allows the device to be used in applications where an auxiliary bias voltage is unavailable or low dropout is not required. Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass FET, and therefore must be 1.4V above  $V_{OUT}$ . Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.





Figure 7-2. Typical Application of the TPS743xx Without an Auxiliary Bias

### 7.1.4 Programmable Sequencing With Track

The TPS743 features a track pin that allows the output to track an external supply at start-up. While the TRACK input is below 0.8V, the error amplifier regulates the FB pin to the TRACK input. Properly choosing the resistor divider network ( $R_1$  and  $R_2$ ) as shown in [Figure 7-3](#) enables the regulator output to track the external supply to obtain a simultaneous or ratiometric start-up. Once the TRACK input reaches 0.8V, the error amplifier regulates the FB pin to the 0.8V internal reference. Further increases to the TRACK input have no effect.



NOTES: (1) Capacitors on IN, BIAS, and OUT along with the resistors necessary to set the output voltage have been omitted for simplification.  
 (2) Lowest value for  $V_{CORE}$  and highest value for  $R_2$  should be used in this calculation.  $R_1$  must be the closest standard value below the calculated value for proper ratiometric sequencing.

**Figure 7-3. Various Sequencing Methods Using the TRACK Pin**

The maximum recommended value for  $R_2$  is 100kΩ. Once  $R_2$  is selected,  $R_1$  is calculated using one of the equations given in [Figure 7-3](#).

### 7.1.5 Sequencing Requirements

The device can have  $V_{IN}$ ,  $V_{BIAS}$ ,  $V_{EN}$ , and  $V_{TRACK}$  sequenced in any order without causing damage to the device. However, for the track function to work as intended, certain sequencing rules must be applied.  $V_{BIAS}$  must be present and the device enabled before the track signal starts to ramp.  $V_{IN}$  must ramp up faster than the external supply being tracked so that the tracking signal does not drive the device into  $V_{IN}$  dropout as  $V_{OUT}$  ramps up. The preferred method to sequence the tracking device is to have  $V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  above the minimum

required voltages before enabling the master supply to initiate the startup sequence. This method is illustrated in 図 7-3. Resistors  $R_3$  and  $R_4$  disable the master supply until the input voltage is above 3.52V (typical).

If the TRACK pin is not needed the pin must be connected to  $V_{IN}$  for the legacy chip, for the new chip this pin can be left floating. Configured in this way, the device starts up typically within 40 $\mu$ s (legacy chip) or 100 $\mu$ s (new chip), which can result in large inrush current that can cause the input supply to droop. If soft-start is needed, consider the TPS742 or TPS744 devices.

注

**NOTE:** When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50 $\mu$ A of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10k $\Omega$ .

## 7.2 Typical Application

### 7.2.1 Adjustable Voltage Part and Setting

図 7-4 is a typical application circuit for the TPS74301 adjustable device.




図 7-4. Typical Application Circuit for the TPS74301

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in 表 7-1. Refer to 表 7-1 for sample resistor values of common output voltages. To achieve the maximum accuracy specifications,  $R_2$  must be  $\leq 4.99$ k $\Omega$ .

表 7-1. Standard 1% Resistor Values for Programming the Output Voltage <sup>(1)</sup>

$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	$V_{OUT}$ (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

(1)  $V_{OUT} = 0.8 \times (1 + R_1/R_2)$

### 7.2.2 Design Requirements

The design goals are  $V_{IN} = 1.8\text{ V}$ ,  $V_{OUT} = 1.5\text{ V}$ , and  $I_{OUT} = 1\text{ A}$  (maximum). The design optimizes transient response and meets a 1-ms start-up time with a start-up dominated by the soft-start feature. The input supply comes from a supply on the same circuit board. The available system rails for  $V_{BIAS}$  are 2.7 V, 3.3 V, and 5 V.

The design space consists of  $C_{IN}$ ,  $C_{OUT}$ ,  $C_{BIAS}$ ,  $C_{SS}$ ,  $V_{BIAS}$ ,  $R_1$ ,  $R_2$ , and  $R_3$ , and the circuit is from [セクション 7.2.1](#).

This example uses a  $V_{IN}$  of 1.8 V, with a  $V_{BIAS}$  of 2.5 V.

**表 7-2. Design Parameters**

PARAMETER	VALUE
$V_{IN}$	1.8V
$V_{OUT}$	1.5V
$I_{OUT}$	1A
$V_{BIAS}$	2.5V


### 7.2.3 Detailed Design Procedure

This is assuming the table for the standard capacitor values is put back in as [表 6-1](#).

Using [セクション 6.4](#),  $R_1$  is selected to be 4.12 k $\Omega$  for  $V_{OUT} = 1.5\text{ V}$  and  $R_2$  is 4.75 k $\Omega$ . Using [セクション 6.4](#),  $C_{SS}$  is 1000 pF for a 1-ms typical start-up time. For optimal performance, 5-V rail for a Bias supply is used. And  $R_3$  of 100 k $\Omega$  is selected as the PG bus is used by other devices with additional 100-k $\Omega$  pullup resistors.

A  $C_{IN}$  of 10  $\mu\text{F}$  is used for better transient performance on the input supply, a  $C_{BIAS}$  of 1  $\mu\text{F}$  is used to verify that the Bias supply is solid, and a  $C_{OUT}$  of 1  $\mu\text{F}$  is used to provide some local capacitance on the output.

### 7.2.4 Application Performance Plots



**図 7-5.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )**






図 7-6.  $V_{BIAS}$  Line Transient




図 7-7. Output Load Transient Response (new chip)




図 7-8. Load Regulation

## 7.3 Power Supply Recommendations

The TPS743 devices are designed to operate from an input voltage from 1.1 V to 5.5 V, provided the bias rail is at least 1.4-V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS743 devices. This supply must have at least 1  $\mu$ F of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1  $\mu$ F or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7  $\mu\text{F}$  of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.

## 7.4 Layout

### 7.4.1 Layout Guidelines

#### 7.4.1.1 Layout Recommendations and Power Dissipation

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, the capacitance on IN and BIAS must be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, the top side of  $R_1$  in [Figure 7-4](#) must be connected as close as possible to the load. If BIAS is connected to IN, connecting the BIAS as close as possible to the sense point of the input supply is recommended. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and providing reliable operation. Power dissipation of the device depends on input voltage and load conditions, and can be calculated using [Equation 1](#):


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (1)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the QFN (RGW) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, the pad must be attached to an appropriate amount of copper PCB area to verify the device does not overheat. On the DDPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. That tab must be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 2](#):

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (2)$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using [図 7-9](#).



$\theta_{JA}$  value at board size of 9in<sup>2</sup> (that is, 3in × 3in) is a JEDEC standard.


**図 7-9.  $\theta_{JA}$  vs Board Size**

[図 7-9](#) shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. This figure is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and must not be used to estimate actual thermal performance in real application environments.

注

**NOTE:** When the device is mounted on an application PCB, using  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the [セクション 7.4.1.1](#) section is strongly recommended.

### 7.4.2 Layout Example



7-10. Layout Example

### 7.4.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS743 is designed to protect against overload conditions. The circuitry is not intended to replace proper heatsinking. Continuously running the TPS743 into thermal shutdown degrades device reliability.

#### 7.4.4 Estimating Junction Temperature

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in the セクション 5.4 table, the junction temperature can be estimated with corresponding formulas (given in 式 3). For backwards compatibility, an older  $\theta_{JC, Top}$  parameter is listed as well.


$$\begin{aligned}\Psi_{JT}: T_J &= T_T + \Psi_{JT} \cdot P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \cdot P_D\end{aligned}\quad (3)$$

Where  $P_D$  is the power dissipation shown by 式 1,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as 図 7-11 shows).

注

**NOTE:** Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the [Using New Thermal Metrics](#) application note, available for download at [www.ti.com](http://www.ti.com).



- A.  $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- B.  $T_B$  is measured **below** the package lead **on the PCB surface**.

図 7-11. Measuring Points for  $T_T$  and  $T_B$

Compared with  $\theta_{JA}$ , the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size, but these metrics do have a small dependency. Figure 7-12 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.

Looking at Figure 7-12, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point-symmetric to an IC center. In the KTW package, for example (see Figure 7-11), silicon is not beneath the measuring point of  $T_T$  which is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point-symmetry, device heat distribution on the PCB is not point-symmetric, either, so that  $\Psi_{JB}$  has a dependency.




Figure 7-12.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{JC,Top}$  to determine thermal characteristics, refer to the [Using New Thermal Metrics](#) application note, available for download at [www.ti.com](http://www.ti.com). Also, refer to the [IC Package Thermal Metrics](#) application note (also available on the TI web site) for further information.

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [6A Current-Sharing Dual LDO design guide](#)
- Texas Instruments, [Using New Thermal Metrics application note](#)

#### 8.1.2 Device Nomenclature

**表 8-1. Device Nomenclature**

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
TPS74301yyyzM3	<p><b>yyy</b> is the package designator.  <b>z</b> is the package quantity.  <b>M3</b> is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix can ship with the legacy chip (CSO: DLN) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the document.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).

### 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.3 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

**Changes from Revision K (December 2009) to Revision L (December 2024)****Page**

- ドキュメント全体にわたって表、図、相互参照の採番方法を更新。..... [1](#)
- 現在のファミリのフォーマットに合わせてドキュメント全体を変更..... [1](#)
- ドキュメントに M3 デバイスを追加..... [1](#)



Changes from Revision J (December, 2009) to Revision K (August, 2010)	Page
• Revised <a href="#">Layout Recommendations and Power Dissipation</a> section.....	26
• Revised <a href="#">Estimating Junction Temperature</a> section.....	29

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS74301KTWR</a>	Active	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	Call TI   Sn	Level-3-245C-168 HR	-40 to 85	TPS74301
TPS74301KTWR.A	Active	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	TPS74301
<a href="#">TPS74301RGWR</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74301
TPS74301RGWR.A	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74301
TPS74301RGWRG4	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74301
<a href="#">TPS74301RGWRM3</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74301
TPS74301RGWRM3.A	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74301
<a href="#">TPS74301RGWT</a>	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74301
TPS74301RGWT.A	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74301
TPS74301RGWTG4	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74301

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74301RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74301RGWRM3	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74301RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74301RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74301RGWRM3	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74301RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

## KTW (R-PSFM-G7)

## PLASTIC FLANGE-MOUNT



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Lead width and height dimensions apply to the plated lead.  
 D. Leads are not allowed above the Datum B.  
 E. Stand-off height is measured from lead tip with reference to Datum B.  
 F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".  
 G. Cross-hatch indicates exposed metal surface.  
 H. Falls within JEDEC MO-169 with the exception of the dimensions indicated.



## GENERIC PACKAGE VIEW


**RGW 20**

**VQFN - 1 mm max height**


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4227157/A



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


### VQFN - 1 mm max height

Mechanical drawing of a PCB layout showing dimensions and component placement. The drawing includes a central square area with a blue border, surrounded by various components and dimensions.

Key dimensions and features:


- Overall width: 4.65
- Overall height: 4.65
- Central square area: 3.15 (width) x 3.15 (height)
- Top row of components: 20 (width) x 16 (height)
- Bottom row of components: 6 (width) x 10 (height)
- Left side components: 16X (0.65) (height) x 1 (width)
- Right side components: 15 (width) x 11 (height)
- Dimensions: 1.325, 2.6, 2.0X (0.31), 20X (0.75)
- Notes: (R0.05) TYP, (Ø0.2) VIA TYP, SYMM, CL

SCALE: 15X



4219039/A 06/2018

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
75% PRINTED COVERAGE BY AREA  
SCALE: 15X

4219039/A 06/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated