







**TPS65988** JAJSGE4B - JULY 2018 - REVISED AUGUST 2021

# TPS65988 USB3 および代替モード対応ソースおよびシンク・パワー・パス内 蔵デュアル・ポート USB Type-C® および USB PD コントローラ

# 1 特長

- USB-IF による PD3.0 認証済みデバイス
  - 新しい USB PD 設計の認証には PD3.0 シリコン が必要
    - TID#:1099
  - PD2.0とPD3.0の比較の記事
- TPS65988: 完全に構成可能なデュアル・ポート USB PD デバイス・コントローラ
  - 最大 20V/5A のソース / シンク能力
  - 代替モードのサポート
    - DisplayPort
  - 外部 DC/DC 電源、高速データ・マルチプレクサ、 その他のペリフェラル・デバイスを GPIO または I2C で制御
    - 例:TPS65988EVM
  - 各種アプリケーションに合わせて TPS65988 を簡 単に構成するための GUI ツール TPS65988X-CONFIG
  - パワー・マネージメント
    - 3.3V または VBUS 電源からの電力供給
    - デッド・バッテリ・サポート用の 3.3V LDO 出力
  - より詳しいセレクション・ガイドと設計開始に必要な 情報については、www.ti.com/usb-c と E2E ガイド をご覧ください。
- 完全に管理されたパワー・パスを内蔵
  - 2 つの 5~20V、5A、25mΩ 双方向スイッチを内蔵
  - UL2367 認証番号:20190107-E169910
  - IEC62368-1 認証番号:US-34617-UL
- 堅牢なパワー・パス保護機能を内蔵
  - シンクに構成した場合、両方の 20V/5A パワー・パ スの逆電流保護、低電圧保護、過電圧保護、スル ーレート制御機能を内蔵
  - ソースに構成した場合、両方の 20V/5A パワー・パ スの低電圧保護、過電圧保護、突入電流保護のた めの電流制限機能を内蔵
- USB Type-C<sup>®</sup> 電力供給 (PD) コントローラ
  - 13 本の構成可能な GPIO
  - BC1.2 充電対応
  - USB PD 3.0 認証済み
  - USB Type-C 仕様に準拠
  - ケーブルの取り付けと方向の検出
  - VCONN スイッチ内蔵
  - 物理レイヤおよびポリシー・エンジン
  - デッド・バッテリ・サポート用の 3.3V LDO 出力
  - 3.3V または VBUS 電源からの電力供給
  - 1 つの I2C プライマリまたはセカンダリ・ポート

- 1 つの I2C プライマリ専用ポート
- 1 つの I2C セカンダリ専用ポート

# 2 アプリケーション

- シングル・ボード・コンピュータ
- 電動工具、パワー・バンク、リテール・オートメーション およびペイメント
- ワイヤレス・スピーカ、ヘッドホン
- その他のパーソナル・エレクトロニクスと産業用アプリケ
- ドッキング・ステーション
- フラット・パネル・モニタ


# 3 概要

TPS65988 は、スタンドアロンの高集積 USB Type-C お よび PD (Power Delivery) コントローラであり、1 本の USB Type-C コネクタのケーブルのプラグおよび向きを検 出します。ケーブルを検出すると、TPS65988 は USB PD プロトコルを使用して CC ワイヤで通信を行います。ケ ーブルを検出し、USB PD ネゴシエーションが完了する と、TPS65988 は適切な電力経路を有効にし、外部のマ ルチプレクサ用に代替モード設定を構成します。 TPS65988 は、包括的な USB-C PD ソリューションのた めに、完全に管理されたパワー・パスと堅牢な保護機能を 統合しています。また TPS65988 は、適切なパワー・パス を有効にし、外部マルチプレクサの代替モード設定を行い ます。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS65988	QFN (RSH56)	7.00mm × 7.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図



# **Table of Contents**

1 特長	1	9 Application and Implementation	46
2 アプリケーション		9.1 Application Information	
3 概要		9.2 Typical Applications	
4 Revision History		10 Power Supply Recommendations	
5 Pin Configuration and Functions		10.1 3.3-V Power	
6 Specifications		10.2 1.8-V Power	
6.1 Absolute Maximum Ratings		10.3 Recommended Supply Load Capacitance	58
6.2 ESD Ratings		11 Layout	59
6.3 Recommended Operating Conditions		11.1 Layout Guidelines	59
6.4 Thermal Information		11.2 Layout Example	59
6.5 Power Supply Requirements and Characteristics		11.3 Stack-Up and Design Rules	60
6.6 Power Consumption Characteristics		11.4 Main Component Placement	6
6.7 Power Switch Characteristics		11.5 1.4 Super Speed Type-C Connectors	6
6.8 Cable Detection Characteristics		11.6 Capacitor Placement	63
6.9 USB-PD Baseband Signal Requirements and		11.7 CC1/2 Capacitors & ADCIN1/2 Resistors	6
Characteristics	12	11.8 CC & SBU Protection Placement	
6.10 BC1.2 Characteristics		11.9 CC Routing	
6.11 Thermal Shutdown Characteristics		11.10 DRAIN1 and DRAIN2 Pad Pours	68
6.12 Oscillator Characteristics	14	11.11 USB2 Routing for ESD Protection and BC1.2	
6.13 I/O Characteristics	14	11.12 VBUS Routing	
6.14 PWM Driver Characteristics		11.13 Completed Layout	
6.15 I <sup>2</sup> C Requirements and Characteristics		11.14 Power Dissipation	
6.16 SPI Controller Timing Requirements		12 Device and Documentation Support	
6.17 HPD Timing Requirements		12.1 Device Support	
6.18 Typical Characteristics		12.2 Receiving Notification of Documentation Updates	74
7 Parameter Measurement Information		12.3 サポート・リソース	74
8 Detailed Description	19	12.4 Trademarks	
8.1 Overview		12.5 Electrostatic Discharge Caution	74
8.2 Functional Block Diagram	20	12.6 Glossary	74
8.3 Feature Description		13 Mechanical, Packaging, and Orderable	
8.4 Device Functional Modes		Information	7

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (August 2018) to Revision B (August 2021)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新	1
<ul><li>「特長」一覧を更新</li></ul>	1
<ul><li>ドキュメントのタイトルを変更</li></ul>	1
• 文書全体で、SPI に言及している場合、従来の用語をコントローラ / ペリフェラルに変更	
<ul><li>「アプリケーション」セクションを更新</li></ul>	1
<ul><li>「概要」セクションを更新</li></ul>	
Changes from Revision * (July 2018) to Revision A (August 2018)	Page
<ul><li>データシート全体の最初の公開リリース</li></ul>	1
• 先頭ページの箇条書き項目、「電気的特性」表、「詳細説明」セクションの PPHV 連続電流定格を 3	
Changed Minimum Allowed Voltage on Cx_CCn and Cx_USB Pins from –0.3 V to –0.5 V in the second control of	



# 5 Pin Configuration and Functions




図 5-1. RSH Package 56-Pin QFN Top View



# 表 5-1. Pin Functions

PIN		<b>₹</b> ₹ 5-1.	Pin Functions	
NAME	NO.	TYPE <sup>(2)</sup>	RESET STATE(1)	DESCRIPTION
ADCIN1	6	ı	Input	Boot configuration Input. Connect to resistor divider between LDO_3V3 and GND.
ADCIN2	10	ı	Input	I2C address configuration Input. Connect to resistor divider between LDO_3V3 and GND.
C1_CC1	24	I/O	High-Z	Output to Type-C CC or VCONN pin for port 1. Filter noise with capacitor to GND
C1_CC2	26	I/O	High-Z	Output to Type-C CC or VCONN pin for port 1. Filter noise with capacitor to GND
C1_USB_N (GPIO19)	53	I/O	Input (High-Z)	Port 1 USB D- connection for BC1.2 support
C1_USB_P (GPIO18)	50	I/O	Input (High-Z)	Port 1 USB D+ connection for BC1.2 support
C2_CC1	45	I/O	High-Z	Output to Type-C CC or VCONN pin for port 2. Filter noise with capacitor to GND
C2_CC2	47	I/O	High-Z	Output to Type-C CC or VCONN pin for port 2. Filter noise with capacitor to GND
C2_USB_N (GPIO21)	55	I/O	Input (High-Z)	Port 2 USB D- connection for BC1.2 support
C2_USB_P (GPIO20)	54	I/O	Input (High-Z)	Port 2 USB D+ connection for BC1.2 support
DRAIN1	8, 15, 19, 58	_	_	Drain of internal power path 1. Connect thermal pad 58 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad
DRAIN2	7, 52, 56, 57	_	_	Drain of internal power path 2. Connect thermal pad 57 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad
GND	20, 51	_	_	Unused pin. Tie to GND.
GPIO0	16	I/O	Input (High-Z)	General Purpose Digital I/O 0. Float pin when unused. GPIO0 is asserted low during the TPS65988 boot process. Once device configuration and patches are loaded GPIO0 is released
GPIO1	17	I/O	Input (High-Z)	General Purpose Digital I/O 1. Ground pin with a $1-M\Omega$ resistor when unused in the application
GPIO2	18	I/O	Input (High-Z)	General Purpose Digital I/O 2. Float pin when unused
GPIO3 (HPD1)	30	I/O	Input (High-Z)	General Purpose Digital I/O 3. Configured as Hot Plug Detect (HPD) TX and RX for port 1 when DisplayPort alternate mode is enabled. Float pin when unused
GPIO4 (HPD2)	31	I/O	Input (High-Z)	General Purpose Digital I/O 4. Configured as Hot Plug Detect (HPD) TX and RX for port 2 when DisplayPort alternate mode is enabled. Float pin when unused
I2C3_SCL (GPIO5)	21	I/O	Input (High-Z)	I2C port 3 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used. Float pin when unused
I2C3_SDA (GPIO6)	22	I/O	Input (High-Z)	I2C port 3 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used. Float pin when unused
Ī2C3_ĪRQ (GPIO7)	23	I/O	Input (High-Z)	I2C port 3 interrupt detection (port 3 operates as an I2C Master Only). Active low detection. Connect to the I2C slave's interrupt line to detect when the slave issues an interrupt. Float pin when unused
GPIO12	40	I/O	Input (High-Z)	General Purpose Digital I/O 12. Float pin when unused

# 表 5-1. Pin Functions (continued)

PIN			unctions (continu	
NAME	NO.	TYPE <sup>(2)</sup>	RESET STATE(1)	DESCRIPTION
GPIO13	41	I/O	Input (High-Z)	General Purpose Digital I/O 13. Float pin when unused
GPIO14 (PWM)	42	I/O	Input (High-Z)	General Purpose Digital I/O 14. May also function as a PWM output. Float pin when unused
GPIO15 (PWM)	43	1/0	Input (High-Z)	General Purpose Digital I/O 15. May also function as a PWM output. Float pin when unused
GPIO16 (PP_EXT1)	48	I/O	Input (High-Z)	General Purpose Digital I/O 16. May also function as single wire enable signal for external power path 1. Pull-down with external resistor when used for external path control. Float pin when unused
GPIO17 (PP_EXT2)	49	I/O	Input (High-Z)	General Purpose Digital I/O 17. May also function as single wire enable signal for external power path 2. Pull-down with external resistor when used for external path control. Float pin when unused
HRESET	44	1/0	Input	Active high hardware reset input. Will reinitialize all device settings. Ground pin when HRESET functionality will not be used
Ī2C1_IRQ	29	0	High-Z	I2C port 1 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused
I2C1_SCL	27	I/O	High-Z	I2C port 1 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused
I2C1_SDA	28	I/O	High-Z	I2C port 1 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused
Ī2C2_IRQ	34	0	High-Z	I2C port 2 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused
I2C2_SCL	32	I/O	High-Z	I2C port 2 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused
I2C2_SDA	33	I/O	High-Z	I2C port 2 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused
LDO_1V8	35	PWR	_	Output of the 1.8-V LDO for internal circuitry. Bypass with capacitor to GND
LDO_3V3	9	PWR	_	Output of the VBUS to 3.3-V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power external flash memory. Bypass with capacitor to GND
PP1_CABLE	25	PWR	_	5-V supply input for port 1 C_CC pins. Bypass with capacitor to GND
PP2_CABLE	46	PWR	_	5-V supply input for port 2 C_CC pins. Bypass with capacitor to GND
PP_HV1	11, 12	PWR	_	System side of first VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
PP_HV2	1, 2	PWR	_	System side of second VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
SPI_CLK	38	I/O	Input	SPI serial clock. Ground pin when unused
SPI_POCI	36	I/O	Input	SPI serial controller input from peripheral. Ground pin when unused



# 表 5-1. Pin Functions (continued)

PIN	ı	TYPE <sup>(2)</sup>	RESET STATE(1)	DESCRIPTION
NAME	NO.	ITPE(=/	RESET STATE	DESCRIPTION
SPI_PICO	37	I/O	Input	SPI serial controller output to peripheral. Ground pin when unused
SPI_CS	39	I/O	Input	SPI chip select. Ground pin when unused
VBUS1	13, 14	PWR	_	Port side of first VBUS power switch. Bypass with capacitor to ground.
VBUS2	3, 4	PWR	_	Port side of second VBUS power switch. Bypass with capacitor to ground.
VIN_3V3	5	PWR	_	Supply for core circuitry and I/O. Bypass with capacitor to GND
Thermal Pad (PPAD)	59	GND	_	Ground reference for the device as well as thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad must be connected to a ground plane

Reset State indicates the state of a given pin immediately following power application, prior to any configuration from firmware.

I = input, O = output, I/O = bidirectional, GND = ground, PWR = power, NC = no connect



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
PPx_CABLE	-0.3	6	V
VIN_3V3	-0.3	3.6	V
LDO_1V8	-0.3	2	
LDO_3V3	-0.3	3.6	V
IZCX_IRQ, SPI_PICO SPI_CLK, SPI_CS, SWD_CLK	-0.3	LDO_3V3 + 0.3 (3)	
PP_HVx, VBUSx	-0.3	24	
I2Cx_SDA, I2Cx_SCL, SPI_POCI, GPIOn, HRESET, ADCINx	-0.3	LDO_3V3 + 0.3 (3)	V
Cx_USB_P, Cx_USB_N	-0.3 -0.3 3 -0.3 3 -0.3 3 -0.3 LDO_3V -0.5 -0.5 -10 1	6	V
Cx_CC1, Cx_CC2	-0.5	6	
erating junction temperature, T <sub>J</sub>		125	°C
perating junction temperature PPHV switch, T <sub>J</sub>		150	°C
ture, T <sub>stg</sub>	-55	150	°C
	VIN_3V3  LDO_1V8  LDO_3V3  IZCx_IRQ, SPI_PICO SPI_CLK, SPI_CS, SWD_CLK  PP_HVx, VBUSx  I2Cx_SDA, I2Cx_SCL, SPI_POCI, GPIOn, HRESET, ADCINx  Cx_USB_P, Cx_USB_N  Cx_CC1, Cx_CC2  n temperature, TJ	VIN_3V3	VIN_3V3

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to underside power pad. The underside power pad should be directly connected to the ground plane of the board.
- (3) Not to exceed 3.6V

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT	
	VIN_3V3	3.135	3.45		
Input voltage, V <sub>I</sub> <sup>(1)</sup>	PP_CABLE	2.95	5.5	V	
	PP_HV	4.5	22		
	VBUS	4	22	V	
I/O voltage // (1)	Cx_USB_P, Cx_USB_N	0	LDO_3V3		
I/O voltage, v <sub>IO</sub> (*/	Cx_CC1, Cx_CC2	3.135 3.45 2.95 5.5 4.5 22 4 22 0 LDO_3V3 0 5.5	V		
PP_HV	LDO_3V3				
Operating ambient temperature, T <sub>A</sub>		-10	75	°C	
Operating junction ter	mperature, T <sub>J</sub>	-10	125	C	

<sup>(1)</sup> All voltage values are with respect to underside power pad. Underside power pad must be directly connected to ground plane of the board.



# **6.4 Thermal Information**

		TPS65988	
	THERMAL METRIC <sup>(1)</sup>	RSH (QFN)	UNIT
		56 PINS	
R <sub>θJA</sub> (2)	Junction-to-ambient thermal resistance	36.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	28.3	°C/W
R <sub>0JB</sub> (2)	Junction-to-board thermal resistance	13.7	°C/W
Ψ <sub>JT</sub> <sup>(2)</sup>	Junction-to-top characterization parameter	11.3	°C/W
Ψ <sub>JB</sub> <sup>(2)</sup>	Junction-to-board characterization parameter	13.6	°C/W
$R_{\theta}$	Junction-to-case (bottom GND pad) thermal resistance	0.7	°C/W
JC(bot_Controller)	Canodion to Saco (Bottom CNB pad) thomas recipitation	0.1	5,11
$R_{\theta JC(bot\_FET)}$	Junction-to-case (bottom DRAIN1/2 pad) thermal resistance	5.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report.

Thermal metrics are not JDEC standard values and are based on the TPS65988 evaluation board.

# 6.5 Power Supply Requirements and Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
V <sub>IN_3V3</sub>	Input 3.3-V supply		3.135	3.3	3.45	V
PP_CABLE	Input to power Vconn output on C_CC pins		2.95	5	5.5	V
PP_HV	Source power from PP_HV to VBUS		4.5	5	22	V
VBUS	Sink power from VBUS to PP_HV		4	5	22	V
C <sub>VIN_3V3</sub>	Recommended capacitance on the VIN_3V3 pin		5	10		μF
C <sub>PP_CABLE</sub>	Recommended capacitance on PPx_CABLE pins		2.5	4.7		μF
C <sub>PP_HV_SRC</sub>	Recommended capacitance on PP_HVx pin when configured as a source		2.5	4.7		μF
C <sub>PP_HV_SNK</sub>	Recommended capacitance on PP_HVx pin when configured as a sink		1	47	120	μF
C <sub>VBUS</sub>	Recommended capacitance on VBUSx pins		0.5	1	12	μF
INTERNAL					-	
V <sub>LDO_3V3</sub>	Output voltage of LDO from VBUS to LDO_3V3	VIN_3V3 = 0 V, VBUS1 ≥ 4 V, 0 ≤ I <sub>LOAD</sub> ≤ 50mA	3.15	3.3	3.45	V
V <sub>DO_LDO_3V3</sub>	Drop out voltage of LDO_3V3 from VBUS	I <sub>LOAD</sub> = 50mA	250	500	850	mV
I <sub>LDO_3V3_EX</sub>	Allowed External Load current on LDO_3V3 pin				25	mA
V <sub>LDO_1V8</sub>	Output voltage of LDO_1V8	0 ≤ I <sub>LOAD</sub> ≤ 20mA	1.75	1.8	1.85	V
V <sub>FWD_DROP</sub>	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	I <sub>LOAD</sub> = 50 mA			200	mV
C <sub>LDO_3V3</sub>	Recommended capacitance on LDO_3V3 pin		5	10	25	μF
C <sub>LDO_1V8</sub>	Recommended capacitance on LDO_1V8 pin		2.2	4.7	6	μF
SUPERVISORY		1	1			

Submit Document Feedback Product Folder Links: TPS65988

# 6.5 Power Supply Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs	LDO_3V3 rising	2.2	2.325	2.45	V
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV
UV_PCBL	Undervoltage threshold for PP_CABLE	PP_CABLE rising	2.5	2.625	2.75	V
UVH_PCBL	Undervoltage hysteresis for PP_PCABLE	PP_CABLE falling	20	50	80	mV
OV_VBUS	Overvoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	1.4	1.65	1.9	%
UV_VBUS	Undervoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9	1.3	1.7	%

# **6.6 Power Consumption Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VIN_3V3</sub> <sup>(1)</sup>	Sleep (Sink)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cables connected, $T_j$ = 25C, configured as sink, BC1.2 disabled		45		μА
	Sleep (Source/DRP)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cables connected, T <sub>j</sub> = 25C, configured as source or DRP, BC1.2 disabled		55		μА
I <sub>VIN_3V3</sub> (1)	Idle (Attached)	VIN_3V3 = 3.3 V, Cables connected, No active PD communication, $T_j = 25C$		5		mA
I <sub>VIN_3V3</sub> (1)	Active	VIN_3V3 = 3.3 V, T <sub>j</sub> = 25C		8		mA

<sup>(1)</sup> Does not include current draw due to GPIO loading

#### **6.7 Power Switch Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>PPCC</sub>		4.7 ≤ PP_CABLE ≤ 5.5		222	325	mΩ
		2.95 ≤ PP_CABLE < 4.7		269	414	mΩ
R <sub>PPHV</sub>	PP_HVx to VBUSx power switch resistance	Tj = 25C		25	33	mΩ
I <sub>PPHV</sub>	Continuous current capability of power path from PP_HVx to VBUSx	T <sub>A</sub> < 60C <sup>(1)</sup>			5	Α
	Continuous current capability of	T <sub>J</sub> = 125C			320	mA
I <sub>PPCC</sub>	power path from PP_CABLEx to Cx_CCn	T <sub>J</sub> = 85C			600	mA
I <sub>HVACT</sub>	Active quiescent current from PP_HV pin, EN_HV = 1	Source Configuration, Comparator RCP function enabled, I <sub>LOAD</sub> = 100mA			1	mA



# **6.7 Power Switch Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HVSD	Shutdown quiescent current from PP_HV pin, EN_HV = 0	V <sub>PPHV</sub> = 20V			100	μΑ
			1.140	1.267	1.393	Α
			1.380	1.533	1.687	Α
			1.620	1.800	1.980	Α
			1.860	2.067	2.273	Α
			2.100	2.333	2.567	Α
		2.34	2.600	2.860	Α	
		2.580	2.867	3.153	Α	
			2.820	3.133	3.447	А
			3.060	3.400	3.74	Α
	Over Current Clamp Firmware		3.300	3.667	4.033	Α
occ	Selectable Settings		3.540	3.933	4.327	Α
			3.780	4.200	4.620	Α
			4.020	4.467	4.913	Α
			4.260	4.733	5.207	Α
		4.500	5.00	5.500	Α	
			4.740	5.267	5.793	Α
			4.980	5.533	6.087	Α
			5.220	5.800	6.380	Α
			5.460	6.067	6.673	Α
			5.697	6.330	6.963	Α
OCP	PP_HV Quick Response Current Limit			10		Α
LIMPPCC	PP_CABLE current limit		0.6	0.75	0.9	Α
HV_ACC 1	PP_HV current sense accuracy	I = 100 mA, Reverse current blocking disabled	3.9	6	8.1	A/V
HV_ACC 1	PP_HV current sense accuracy	I = 200 mA	4.8	6	7.2	A/V
HV_ACC 1	PP_HV current sense accuracy	I = 500 mA	5.28	6	6.72	A/V
 HV_ACC 1	PP_HV current sense accuracy	I ≥ 1 A	5.4	6	6.6	A/V
OH_NC	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage	Configured as a source or as a sink with soft start disabled. PP_HV = 20 V, CVBUS = 10 µF, I <sub>LOAD</sub> = 100 mA			8	ms
ON_FRS	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage during an FRS enable	Configured as a source. PP_HV = 5 V, CVBUS = 10 µF, I <sub>LOAD</sub> = 100 mA			150	μs
ON_CC	PP_CABLE path turn on time from enable to C_CCn = 95% of the PP_CABLE voltage	PP_CABLE = 5 V, C_CCn = 500 nF, I <sub>LOAD</sub> = 100 mA			2	ms
		I <sub>LOAD</sub> = 100mA, setting 0	0.270	0.409	0.45	V/ms
0	Configurable soft start slew rate for	I <sub>LOAD</sub> = 100mA, setting 1	0.6	0.787	1	V/ms
S	sink configuration	I <sub>LOAD</sub> = 100mA, setting 2	1.2	1.567	1.7	V/ms
		I <sub>LOAD</sub> = 100mA, setting 3	2.3	3.388	3.6	V/ms
	Reverse current blocking voltage	Diode Mode		6	10	mV
REVPHV	threshold for PP_HV switch	Comparator Mode		3	6	mV
SAFE0V	Voltage that is a safe 0 V per USB-PD specification		0		0.8	V

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# **6.7 Power Switch Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SAFE0V</sub>	Voltage transition time to VSAFE0V				650	ms
SRPOS	Maximum slew rate for positive voltage transitions				0.03	V/µs
SRNEG	Maximum slew rate for negative voltage transitions		-0.03			V/µs
t <sub>STABLE</sub>	EN to stable time for both positive and negative voltage transitions				275	ms
V <sub>SRCVALID</sub>	Supply output tolerance beyond V <sub>SRCNEW</sub> during time t <sub>STABLE</sub>		-0.5		0.5	V
V <sub>SRCNEW</sub>	Supply output tolerance		-5		5	%
t <sub>VCONNDIS</sub>	Time from cable detach to VVCONNDIS				250	ms
V <sub>VCONNDIS</sub>	Voltage at which V <sub>CONN</sub> is considered discharged				150	mV

<sup>(1)</sup> Allowable ambient temperature is dependent on device board layout. Junction temperature of PPHV switch may not exceed 150C.

# **6.8 Cable Detection Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>H_CC_USB</sub>	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising Default USB current to a peripheral device		73.6	80	86.4	μΑ
I <sub>H_CC_1P5</sub>	Source Current through each C_CC pin when in a disconnected state when Configured as a Source advertising 1.5A to a UFP		165.6	180	194.4	μΑ
I <sub>H_CC_3P0</sub>	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising 3.0A to a UFP.	VIN_3V3 ≥ 3.135 V, V <sub>CC</sub> < 2.6 V	303.6	330	356.4	μΑ
V <sub>D_CCH_USB</sub>	Voltage Threshold for detecting a Source attach when configured as a Sink and the Source is advertising Default USB current source capability		0.15	0.2	0.25	V
V <sub>D_CCH_1P5</sub>	Voltage Threshold for detecting a Source advertising 1.5A source capability when configured as a Sink		0.61	0.66	0.7	V
V <sub>D_CCH_3P0</sub>	Voltage Threshold for detecting a Source advertising 3A source capability when configured as a Sink		1.16	1.23	1.31	V
V <sub>H_CCD_USB</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising Default USB current source capability.	IH_CC = IH_CC_USB	1.5	1.55	1.65	V
V <sub>H_CCD_1P5</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 1.5A source capability	IH_CC = IH_CC_1P5	1.5	1.55	1.65	V
V <sub>H_CCD_3P0</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 3.0A source capability.	IH_CC = IH_CC_3P0 VIN_3V3 ≥ 3.135V	2.45	2.55	2.615	V
V <sub>H_CCA_USB</sub>	Voltage Threshold for detecting an active cable attach when configured as a Source and advertising Default USB current capability.		0.15	0.2	0.25	V

# **6.8 Cable Detection Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>H_CCA_1P5</sub>	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 1.5A capability.		0.35	0.4	0.45	V
V <sub>H_CCA_3P0</sub>	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 3A capability.		0.75	0.8	0.85	V
R <sub>D_CC</sub>	Pulldown resistance through each C_CC pin when in a disconnect state and configured as a Sink. LDO_3V3 powered.	V = 1V, 1.5V	4.59	5.1	5.61	kΩ
R <sub>D_CC_OPEN</sub>	Pulldown resistance through each C_CC pin when in a disabled state. LDO_3V3 powered.	V = 0V to LDO_3V3	500			kΩ
R <sub>D_DB</sub>	Pulldown resistance through each C_CC pin when LDO_3V3 unpowered	V = 1.5V, 2.0V	4.08	5.1	6.12	kΩ
R <sub>FRSWAP</sub>	Fast Role Swap signal pull down				5	Ω
V <sub>TH_FRS</sub>	Fast role swap request detection voltage threshold		490	520	550	mV

# 6.9 USB-PD Baseband Signal Requirements and Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON		,	<u> </u>		-	
PD_BITRATE	PD data bit rate		270	300	330	Kbps
UI <sup>(2)</sup>	Unit interval (1/PD_BITRATE)		3.03	3.33	3.7	μs
CCBLPLUG (1)	Capacitance for a cable plug (each plug on a cable may have up to this value)				25	pF
ZCABLE	Cable characteristic impedance		32		65	Ω
CRECEIVER (3)	Receiver capacitance. Capacitance looking into Cx_CCn pin when in receiver mode.			100		pF
TRANSMITTER			•		'	
ZDRIVER	TX output impedance. Source output impedance at the Nyquist frequency of USB2.0 low speed (750kHz) while the source is driving the C_CCn line.		33		75	Ω
t <sub>RISE</sub>	Rise time. 10 % to 90 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
t <sub>FALL</sub>	Fall time. 90 % to 10 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
V <sub>TX</sub>	Transmit high voltage		1.05	1.125	1.2	V
RECEIVER			<u> </u>		'	
V <sub>RXTR</sub>	Rx receive rising input threshold	Port configured as Source	840	875	910	mV
V <sub>RXTR</sub>	Rx receive rising input threshold	Port configured as Sink	504	525	546	mV
V <sub>RXTF</sub>	Rx receive falling input threshold	Port configured as Sink	240	250	260	mV
V <sub>RXTF</sub>	Rx receive falling input threshold	Port configured as Source	576	600	624	mV

Product Folder Links: TPS65988

# 6.9 USB-PD Baseband Signal Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NCOUNT	Number of transitions for signal detection (number to count to detect non-idle bus).		3			
TTRANWIN	Time window for detecting non-idle bus.		12		20	μs
ZBMCRX	Receiver input impedance	Does not include pull-up or pulldown resistance from cable detect. Transmitter is Hi-Z.	5			МΩ
TRXFILTER (4)	Rx bandwidth limiting filter. Time constant of a single pole filter to limit broadband noise ingression		100			ns

- (1) The capacitance of the bulk cable is not included in the CCBLPLUG definition. It is modeled as a transmission line.
- (2) UI denotes the time to transmit an unencoded data bit not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1 UI, but a data bit cell with value 1 will contain a centrally place 01 or 10 transition in addition to the transition at the start of the cell.
- (3) CRECEIVER includes only the internal capacitance on a C\_CCn pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications. TI recommends adding capacitance to bring the total pin capacitance to 300 pF for improved TX behavior.
- (4) Broadband noise ingression is because of coupling in the cable interconnect.

#### 6.10 BC1.2 Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DATA CONTA	АСТ					
ID <sub>P_SRC</sub>	DCD source current	LDO_3V3 = 3.3 V	7	10	13	μA
R <sub>DM_DWN</sub>	DCD pulldown resistance		14.25	20	24.8	kΩ
R <sub>DP_DWN</sub>	DCD pulldown resistance		14.25	20	24.8	kΩ
V <sub>LGC_HI</sub>	Threshold for no connection	Cx_USB_P ≥ VLGC_HI, LDO_3V3 = 3.3 V	2			V
V <sub>LGC_LO</sub>	Threshold for connection	Cx_USB_P ≤ VLGC_LO			0.8	V
PRIMARY AN DETECT	ID SECONDARY					
V <sub>DX_SRC</sub>	Source voltage		0.55	0.6	0.65	V
VDX_ILIM	VDX_SRC current limit		250		400	μΑ
I <sub>DX_SNK</sub>	Sink Current	VC_USB_TN/BN ≥ 250 mV	25	75	125	μA
R <sub>DCP_DAT</sub>	Dedicated Charging Port Resistance				200	Ω
DIVIDER MO	DE					
VCx_USB_P _2.7V	Cx_USB_P Output Voltage	No load on Cx_USB_P	2.57	2.7	2.79	V
VCx_USB_N _2.7V	Cx_USB_N Output Voltage	No load on Cx_USB_N	2.57	2.7	2.79	V
RCx_USB_P _30k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	24	30	36	kΩ
RCx_USB_N _30k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	24	30	36	kΩ
1.2V MODE					'	
RCx_USB_N _102k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	80	102	130	kΩ
VCx_USB_P 1.2V	Cx_USB_P Output Voltage	No load on Cx_USB_P	1.12	1.2	1.28	V



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCx_USB_N _1.2V	Cx_USB_N Output Voltage	No load on Cx_USB_N	1.12	1.2	1.28	V
RCx_USB_P _102k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	80	102	130	kΩ

#### **6.11 Thermal Shutdown Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SD_MAIN</sub>	Thermal Shutdown Temperature of the main thermal shutdown	Temperature rising	145	160	175	°C
T <sub>SDH_MAIN</sub>	Thermal Shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C
T <sub>SD_PWR</sub>	Thermal Shutdown Temperature of the power path block	Temperature rising	145	160	175	°C
T <sub>SDH_PWR</sub>	Thermal Shutdown hysteresis of the power path block	Temperature falling		20		°C

# **6.12 Oscillator Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{OSC\_24M}$	24-MHz oscillator		22.8	24	25.2	MHz
$f_{\sf OSC\_100K}$	100-kHz oscillator		95	100	105	kHz

# 6.13 I/O Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI					•	
SPI_VIH	High-level input voltage	LDO_1V8 = 1.8V	1.3			V
SPI_VIL	Low input voltage	LDO_1V8 = 1.8V			0.63	V
SPI_HYS	Input hysteresis voltage	LDO_1V8 = 1.8V	0.09			V
SPI_ILKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μA
SPI_VOH	SPI output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
SPI_VOL	SPI output low voltage	IO = 2 mA			0.4	V
SWDIO						
SWDCLK						
GPIO						
GPIO_VIH	High-level input voltage	LDO_1V8 = 1.8 V	1.3			V
GPIO_VIL	Low input voltage	LDO_1V8 = 1.8 V			0.63	V
GPIO_HYS	Input hysteresis voltage	LDO_1V8 = 1.8 V	0.09			V
GPIO_ILKG	I/O leakage current	INPUT = 0 V to VDD	-1		1	μA
GPIO_RPU	Pullup resistance	Pullup enabled	50	100	150	kΩ
GPIO_RPD	Pulldown resistance	Pulldown enabled	50	100	150	kΩ
GPIO_DG	Digital input path deglitch			20		ns
GPIO_VOH	GPIO output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
GPIO_VOL	GPIO output low voltage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
I2C_IRQx		,		,		
OD_VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4	V

Product Folder Links: TPS65988

Submit Document Feedback

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OD_LKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μΑ

#### **6.14 PWM Driver Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
F_PWM	PWM frequency	PWM clock = 100kHz	391	•	6250	Hz
		PWM clock = 24MHz	94		1500	kHz
FLSB_PWM	value is the LSB of the programmable	PWM clock = OSC_100K		391		Hz
		PWM clock = OSC_24M		94		kHz

# 6.15 I<sup>2</sup>C Requirements and Characteristics

VOL   SD.     VOL   SD.     VOL   SD.     VOL   SD.     VOL   SD.     VOL   Inpi	ut leakage current A output low voltage A max output low current ut low signal ut high signal ut hysteresis pulse width suppressed capacitance TANDARD TERISTICS clock frequency clock high time	Voltage on Pin = LDO_3V3  I <sub>OL</sub> = 3 mA, LDO_3V3 = 3.3 V  V <sub>OL</sub> = 0.4 V  V <sub>OL</sub> = 0.6 V  LDO_3V3 = 3.3 V  LDO_1V8 = 1.8 V  LDO_1V8 = 1.8 V  LDO_3V3 = 3.3 V  LDO_1V8 = 1.8 V	-3 3 6 2.31 1.3 0.17 0.09	0	3 0.4 	μA V mA V V V V V V K K H Z K K H Z K K K K K K K K K K K K
Vol SD.  Vol SD.  Vol SD.  Vol SD.  Vol Inpi  SDA AND SCL ST  MODE CHARACT  Focl I <sup>2</sup> C  Inpi  Inpi	A output low voltage  A max output low current  ut low signal  ut high signal  ut hysteresis  pulse width suppressed  capacitance  TANDARD  ERISTICS  clock frequency clock high time	I <sub>OL</sub> = 3 mA, LDO_3V3 = 3.3 V V <sub>OL</sub> = 0.4 V V <sub>OL</sub> = 0.6 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_1V8 = 1.8 V LDO_1V8 = 1.8 V LDO_1V8 = 3.3 V	3 6 2.31 1.3 0.17 0.09	0	50 10	V mA mA V V V V V P S PF
SDA	A max output low current  ut low signal  ut high signal  ut hysteresis  pulse width suppressed capacitance  TANDARD TERISTICS  clock frequency clock high time	V <sub>OL</sub> = 0.4 V V <sub>OL</sub> = 0.6 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	2.31 1.3 0.17 0.09	0	.99 .54 50	mA mA V V V V V V pr s pF
VIL Inpo	ut low signal  ut high signal  ut hysteresis  pulse width suppressed capacitance  TANDARD TERISTICS  clock frequency clock high time	V <sub>OL</sub> = 0.6 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	2.31 1.3 0.17 0.09	0	50	mA V V V V V rns pF
V <sub>IL</sub> Inpo  V <sub>IH</sub> Inpo  V <sub>HYS</sub> Inpo  t <sub>SP</sub> I <sup>2</sup> C  C <sub>I</sub> Pin  SDA AND SCL ST  MODE CHARACT  f <sub>SCL</sub> I <sup>2</sup> C  t <sub>HIGH</sub> I <sup>2</sup> C  t <sub>LOW</sub> I <sup>2</sup> C  t <sub>SU;DAT</sub> I <sup>2</sup> C  t <sub>VD;DAT</sub> I <sup>2</sup> C  t <sub>VD;ACK</sub> I <sup>2</sup> C	ut low signal  ut high signal  ut hysteresis  pulse width suppressed capacitance  TANDARD TERISTICS  clock frequency clock high time	LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	2.31 1.3 0.17 0.09	0	50	V V V V V V pr pF
V <sub>IH</sub> Inpo  V <sub>HYS</sub> Inpo  t <sub>SP</sub> I <sup>2</sup> C C <sub>I</sub> Pin  SDA AND SCL ST  MODE CHARACT  f <sub>SCL</sub> I <sup>2</sup> C t <sub>HIGH</sub> I <sup>2</sup> C t <sub>LOW</sub> I <sup>2</sup> C t <sub>SU;DAT</sub> I <sup>2</sup> C t <sub>VD;DAT</sub> I <sup>2</sup> C  t <sub>VD;ACK</sub> I <sup>2</sup> C	ut high signal  ut hysteresis  pulse width suppressed capacitance  TANDARD ERISTICS  clock frequency clock high time	LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	1.3 0.17 0.09	0	50	V V V V V ns
V <sub>IH</sub> Inpo  V <sub>HYS</sub> Inpo  t <sub>SP</sub> I <sup>2</sup> C C <sub>I</sub> Pin  SDA AND SCL ST  MODE CHARACT  f <sub>SCL</sub> I <sup>2</sup> C t <sub>HIGH</sub> I <sup>2</sup> C t <sub>LOW</sub> I <sup>2</sup> C t <sub>SU;DAT</sub> I <sup>2</sup> C t <sub>VD;DAT</sub> I <sup>2</sup> C  t <sub>VD;ACK</sub> I <sup>2</sup> C	ut high signal  ut hysteresis  pulse width suppressed capacitance  TANDARD ERISTICS  clock frequency clock high time	LDO_3V3 = 3.3 V LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	1.3 0.17 0.09		50	V V V V ns
V <sub>HYS</sub> Inpotential	ut hysteresis  pulse width suppressed  capacitance  FANDARD  ERISTICS  clock frequency clock high time	LDO_1V8 = 1.8 V LDO_3V3 = 3.3 V	1.3 0.17 0.09		10	V V V ns pF
V <sub>HYS</sub> Inpotent Inpot	ut hysteresis  pulse width suppressed  capacitance  FANDARD  ERISTICS  clock frequency clock high time	LDO_3V3 = 3.3 V	0.17		10	V V ns pF
tsp I <sup>2</sup> C C <sub>I</sub> Pin SDA AND SCL ST MODE CHARACT f_SCL I <sup>2</sup> C tHIGH I <sup>2</sup> C tLOW I <sup>2</sup> C tSU;DAT I <sup>2</sup> C tVD;DAT I <sup>2</sup> C tVD;ACK I <sup>2</sup> C	pulse width suppressed capacitance  TANDARD TERISTICS clock frequency clock high time	_	0.09		10	V ns pF
tsp I <sup>2</sup> C C <sub>I</sub> Pin SDA AND SCL ST MODE CHARACT fscl I <sup>2</sup> C t <sub>HIGH</sub> I <sup>2</sup> C t <sub>LOW</sub> I <sup>2</sup> C t <sub>SU;DAT</sub> I <sup>2</sup> C t <sub>HD;DAT</sub> I <sup>2</sup> C t <sub>VD;DAT</sub> I <sup>2</sup> C t <sub>VD;ACK</sub> I <sup>2</sup> C	pulse width suppressed capacitance  TANDARD TERISTICS clock frequency clock high time	LDO_1V8 = 1.8 V			10	ns pF
Pin   SDA AND SCL ST   MODE CHARACT   fscl   l²C   thigh   l²C   tsu;dat   l²C   thu;dat   l²C   thu;dat   l²C   thu;dat   l²C   tvd;dat   l²C   tvd;dat   l²C   tvd;dack   l²C   l²C   tvd;ack   l²C   l²	capacitance  FANDARD  FERISTICS  clock frequency  clock high time		0		10	pF
SDA AND SCL ST MODE CHARACT  f_SCL	TANDARD TERISTICS  clock frequency clock high time		0			•
MODE CHARACT  f SCL I <sup>2</sup> C  LHIGH I <sup>2</sup> C  LLOW I <sup>2</sup> C  LSU;DAT I <sup>2</sup> C  LHD;DAT I <sup>2</sup> C  LVD;ACK I <sup>2</sup> C	Clock frequency clock high time		0	,	100	kНэ
thigh I <sup>2</sup> C t <sub>LOW</sub> I <sup>2</sup> C t <sub>SU;DAT</sub> I <sup>2</sup> C t <sub>HD;DAT</sub> I <sup>2</sup> C t <sub>VD;DAT</sub> I <sup>2</sup> C t <sub>VD;ACK</sub> I <sup>2</sup> C	clock high time		U		100	
tLOW I <sup>2</sup> C tsu;dat I <sup>2</sup> C thd;dat I <sup>2</sup> C tvd;dat I <sup>2</sup> C tvd;dat I <sup>2</sup> C			4			
tsu;DAT I <sup>2</sup> C thd;DAT I <sup>2</sup> C tvd;DAT I <sup>2</sup> C tvd;ACK I <sup>2</sup> C	clock low time		4			μs
t <sub>HD;DAT</sub> I <sup>2</sup> C t <sub>VD;DAT</sub> I <sup>2</sup> C t <sub>VD;ACK</sub> I <sup>2</sup> C			4.7			μs
t <sub>VD;ACK</sub> I <sup>2</sup> C	serial data setup time serial data hold time		250			ns
t <sub>VD;ACK</sub> I <sup>2</sup> C		OOL Love to ODA output verilid	0		45	ns
-2-	valid data time	SCL low to SDA output valid		3	.45	μs
tocs I <sup>2</sup> C	valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3	.45	μs
	output fall time	10 pF to 400 pF bus		2	250	ns
l <sup>2</sup> C t <sub>BUF</sub> staı	bus free time between stop and rt		4.7			μs
	start or repeated Start condition up time		4.7			μs
	Start or repeated Start condition d time		4			μs
t <sub>SU;STO</sub> I <sup>2</sup> C			4			μs

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



# 6.15 I<sup>2</sup>C Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	I <sup>2</sup> C clock frequency	Configured as Slave	0		400	kHz
$f_{\sf SCL\_MASTER}$	I <sup>2</sup> C clock frequency	Configured as Master	0	320	400	kHz
t <sub>HIGH</sub>	I <sup>2</sup> C clock high time		0.6			μs
t <sub>LOW</sub>	I <sup>2</sup> C clock low time		1.3			μs
t <sub>SU;DAT</sub>	I <sup>2</sup> C serial data setup time		100			ns
t <sub>HD;DAT</sub>	I <sup>2</sup> C serial data hold time		0			ns
t <sub>VD;DAT</sub>	I <sup>2</sup> C Valid data time	SCL low to SDA output valid			0.9	μs
t <sub>VD;ACK</sub>	I <sup>2</sup> C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			0.9	μs
+	I <sup>2</sup> C output fall time	10 pF to 400 pF bus, V <sub>DD</sub> = 3.3 V	12		250	ns
t <sub>OCF</sub>	1-C output fail time	10 pF to 400 pF bus, V <sub>DD</sub> = 1.8 V	6.5		250	ns
t <sub>BUF</sub>	I <sup>2</sup> C bus free time between stop and start		1.3			μs
t <sub>SU;STA</sub>	I <sup>2</sup> C start or repeated Start condition setup time		0.6			μs
t <sub>HD;STA</sub>	I <sup>2</sup> C Start or repeated Start condition hold time		0.6			μs
t <sub>SU;STO</sub>	I <sup>2</sup> C Stop condition setup time		0.6			μs

# **6.16 SPI Controller Timing Requirements**

			MIN	NOM	MAX	UNIT
$f_{SPI}$	Frequency of SPI_CLK			12	12.6	MHz
t <sub>PER</sub>	Period of SPI_CLK (1/F_SPI)		79.36	83.33	87.72	ns
t <sub>WHI</sub>	SPI_CLK high width		30			ns
t <sub>WLO</sub>	SPI_CLK low width		30			ns
t <sub>DACT</sub>	SPI_SZZ falling to SPI_CLK rising	g delay time	30		50	ns
t <sub>DINACT</sub>	SPI_CLK falling to SPI_CSZ rising	g delay time	158		180	ns
t <sub>DPICO</sub>	SPI_CLK falling to SPI_PICO Vali	d delay time	-10		10	ns
t <sub>SUPOCI</sub>	SPI_POCI valid to SPI_CLK falling setup time		33			ns
t <sub>HDMSIO</sub>	SPI_CLK falling to SPI_POCI invalid hold time		0			ns
t <sub>RIN</sub>	SPI_POCI input rise time				5	ns
t <sub>RSPI</sub>	SPI_CSZ/CLK/PICO rise time	10% to 90%, C <sub>L</sub> = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns
t <sub>FSPI</sub>	SPI_CSZ/CLK/PICO fall time	90% to 10%, C <sub>L</sub> = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns

# **6.17 HPD Timing Requirements**


			MIN	NOM	MAX	UNIT
DP SOURCE TX)	E SIDE (HPD					
t <sub>IRQ_MIN</sub>	HPD IRQ minimum assert time		675	750	825	μs
t <sub>2 MS_MIN</sub>	HPD assert 2-ms min time		3	3.33	3.67	ms
DP SINK SIDE (HPD RX)						
	LIDD high dehaunce time	HPD_HDB_SEL = 0	300	375	450	μs
thPD_HDB	HPD high debounce time	HPD_HDB_SEL = 1	100	111	122	ms

Product Folder Links: TPS65988



		MIN	NOM	MAX	UNIT
t <sub>HPD_LDB</sub>	HPD low debounce time	300	375	450	μs
t <sub>HPD_IRQ</sub>	HPD IRQ limit time	1.35	1.5	1.65	ms

# **6.18 Typical Characteristics**





# 7 Parameter Measurement Information




図 7-2. SPI Controller Timing

thdpoci —

# 8 Detailed Description

#### 8.1 Overview

The TPS65988 is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for two USB Type-C and PD plug or receptacles. The TPS65988 communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switch, controls an external high current port power switch, and negotiates alternate modes for each port. The TPS65988 may also control an attached super-speed multiplexer via GPIO or I<sup>2</sup>C to simultaneously support USB3.0/3.1 data rates and DisplayPort video.

Each Type-C port controlled by the TPS65988 is functionally identical and supports the full range of the USB Type-C and PD standards.

The TPS65988 is divided into five main sections: the USB-PD controller, the cable plug and orientation detection circuitry, the port power switches, the power management circuitry, and the digital core.

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the C\_CC1 pin or the C\_CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, see the *USB-PD Physical Layer* section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, see the *Cable Plug and Orientation Detection* section.

The port power switches provide power to the system port through the VBUS pin and also through the C\_CC1 or C\_CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, see the *Power Port Switches* section.

The power management circuitry receives and provides power to the TPS65988 internal circuitry and to the LDO\_3V3 output. For a high-level block diagram of the power management circuitry, a description of its features and more detailed circuitry, see the *Power Management* section.


The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS65988 functionality. A portion of the digital core contains ROM memory which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM, called boot code, is capable of initializing the TPS65988, loading of device configuration information, and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, see the *Digital Core* section.

The TPS65988 is an  $I^2C$  slave to be controlled by a host processor (see the  $I^2C$  Interfaces section), and an SPI controller to write to and read from an optional external flash memory (see the SPI Controller Interface section).

The TPS65988 also integrates a thermal shutdown mechanism (see *Thermal Shutdown* section) and runs off of accurate clocks provided by the integrated oscillators (see the *Oscillators* section).



# 8.2 Functional Block Diagram



# 8.3 Feature Description

# 8.3.1 USB-PD Physical Layer

⊠ 8-1 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block. This block is duplicated for the second TPS65988 port.




図 8-1. USB-PD Physical Layer and Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (Cx\_CC1 or Cx\_CC2) that is DC biased due to the DFP (or UFP) cable attach mechanism discussed in the Cable Plug and Orientation Detection section.

# 8.3.1.1 USB-PD Encoding and Signaling

⊠ 8-2 illustrates the high-level block diagram of the baseband USB-PD transmitter. ⊠ 8-3 illustrates the high-level block diagram of the baseband USB-PD receiver.




図 8-2. USB-PD Baseband Transmitter Block Diagram



図 8-3. USB-PD Baseband Receiver Block Diagram

The USB-PD baseband signal is driven on the Cx\_CCn pins with a tri-state driver. The tri-state driver is slew rate limited to reduce the high frequency components imparted on the cable and to avoid interference with frequencies used for communication.

#### 8.3.1.2 USB-PD Bi-Phase Marked Coding

The USBP-PD physical layer implemented in the TPS65988 is compliant to the USB-PD Specifications. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level).  $\boxtimes$  8-4 illustrates Biphase Mark Coding.




図 8-4. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the Cx\_CC1 or Cx\_CC2 pins with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

#### 8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the USB-PD Specifications for more details.

#### 8.3.1.4 USB-PD BMC Transmitter

The TPS65988 transmits and receives USB-PD data over one of the Cx\_CCn pins for a given CC pin pair (one pair per USB Type-C port). The Cx\_CCn pins are also used to determine the cable orientation (see the \( \frac{\tau}{2} \) \( \frac{8.3.4}{2} \) section) and maintain cable/device attach detection. Thus, a DC bias exists on the Cx\_CCn pins. The transmitter driver overdrives the Cx\_CCn DC bias while transmitting, but returns to a Hi-Z state allowing the DC voltage to return to the Cx\_CCn pin when not transmitting. \( \textstyle \) 8-5 shows the USB-PD BMC TX and RX driver block diagram.




図 8-5. USB-PD BMC TX/Rx Block Diagram

☑ 8-6 shows the transmission of the BMC data on top of the DC bias. Note, The DC bias can be anywhere between the minimum threshold for detecting a UFP attach (VD\_CCH\_USB) and the maximum threshold for detecting a UFP attach to a DFP (VD\_CCH\_3P0). This means that the DC bias can be below VOH of the transmitter driver or above VOH.




図 8-6. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the Cx\_CCn lines. The signal peak, VTXP, is set to meet the TX masks defined in the USB-PD Specifications.

When driving the line, the transmitter driver has an output impedance of ZDRIVER. ZDRIVER is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. ZDRIVER impacts the noise ingression in the cable.

🗵 8-7 shows the simplified circuit determining ZDRIVER. It is specified such that noise at the receiver is bounded.




図 8-7. ZDRIVER Circuit

#### 8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65988 receives a signal that falls within the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Copyright © 2021 Texas Instruments Incorporated

№ 8-8 shows an example of a multi-drop USB-PD connection. This connection has the typical UFP (device) to DFP (host) connection, but also includes cable USB-PD TX/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (ZBMCRX). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




図 8-8. Example USB-PD Multi-Drop Configuration

#### 8.3.2 Power Management

The TPS65988 power management block receives power and generates voltages to provide power to the TPS65988 internal circuitry. These generated power rails are LDO\_3V3 and LDO\_1V8. LDO\_3V3 may also be used as a low power output for external flash memory. The power supply path is shown in  $\boxtimes$  8-9.




図 8-9. Power Supplies

The TPS65988 is powered from either VIN\_3V3, VBUS1, or VBUS2. The normal power supply input is VIN3V3. In this mode, current flows from VIN\_3V3 to LDO3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V8 to power the 1.8-V core digital circuitry. When VIn\_3V3 power is unavailable and power is available on VBUS1 or VBUS2, the TPS65988 is powered from VBUS. In this mode, the voltage on VBUS1 or VBUS 2 is stepped down through an LDO to LDO\_3V3.

#### 8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

#### 8.3.2.2 VBUS LDO

The TPS65988 contains an internal high-voltage LDO which is capable of converting up to 22 V from VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only utilized during dead battery operation while the VIN\_3V3 supply is not present. The VBUS LDO may be powered from either VBUS1 or VBUS2. The path connecting each VBUS to the internal LDO blocks reverse current, preventing power on one VBUS from leaking to the other. When power is present on both VBUS inputs, the internal LDO draws current from both VBUS pins.

Submit Document Feedback

## 8.3.2.3 Supply Switch Over

VIN\_3V3 takes precedence over VBUS, meaning that when both supply voltages are present the TPS65988 powers from VIN\_3V3. See 🗵 8-9 for a diagram showing the power supply path block. There are two cases in which a power supply switch-over occurs. The first is when VBUS is present first and then VIN\_3V3 becomes available. In this case, the supply automatically switches over to VIN\_3V3 and brown-out prevention is verified by design. The other way a supply switch-over occurs is when both supplies are present and VIN\_3V3 is removed and falls below 2.85 V. In this case, a hard reset of the TPS65988 is initiated by device firmware, prompting a re-boot.

#### 8.3.3 Port Power Switches

⊠ 8-10 shows the TPS65988 internal power paths. The TPS65988 features two internal high-voltage power paths. Each path contains two back to back common drain N-Fets, current monitor, overvoltage monitor, undervoltage monitor, and temperature sensing circuitry. Each path may conduct up to 5 A safely. Additional external paths may be controlled through the TPS65988 GPIOs.






図 8-10. Port Power Switches

#### 8.3.3.1 PP\_HV Power Switch

The TPS65988 has two integrated bi-directional high-voltage switches that are rated for up to 5 A of current. Each switch may be used as either a sink or source path for supporting USB-PD power up to 20 V at 5 A of current.

#### Note

The power paths can sustain up to 5A of continuous current as long as the internal junction temperature of each path remains below 150C. Care should be taken to follow the layout recommendations described in DRAIN and DRAIN2 Pad Pours

#### 8.3.3.1.1 PP HV Over Current Clamp

The internal source PP\_HV path has an integrated over-current clamp circuit. The current through the internal PP\_HV paths are current limited to  $I_{OCC}$ . The  $I_{OCC}$  value is selected by application firmware and only enabled while acting as a source. When the current through the switch exceeds  $I_{OCC}$ , the current clamping circuit activates and the path behaves as a constant current source. If the duration of the over current event exceeds the deglitch time, the switch is latched off.

#### 8.3.3.1.2 PP\_HV Over Current Protection

The TPS65988 continuously monitors the forward voltage drop across the internal power switches. When a forward drop corresponding to a forward current of I<sub>OCP</sub> is detected the internal power switch is latched off to protect the internal switches as well as upstream power supplies.

#### 8.3.3.1.3 PP\_HV OVP and UVP

Both the over voltage and under voltage protection levels are configured by application firmware. When the voltage on a port's VBUS pin exceeds the set over voltage threshold or falls below the set under voltage threshold the associated PP HV path is automatically disabled.

#### 8.3.3.1.4 PP\_HV Reverse Current Protection

The TPS65988 reverse current protection has two modes of operation: Comparator mode and Ideal Diode Mode. Both modes disable the power switch in cases of reverse current. The comparator protection mode is enabled when the switch is operating as a source, while the ideal diode protection is enabled while operating as a sink.

In the Comparator mode of reverse current protection, the power switch is allowed to behave resistively until the current reaches then amount calculated by 式 1 and then blocks reverse current from VBUS to PP\_HV. ☒ 8-11 shows the diode behavior of the switch with comparator mode enabled.

図 8-11. Comparator Mode (Source) Internal HV Switch I-V Curve

In the Ideal Diode mode of reverse current protection, the switch behaves as an ideal diode and blocks reverse current from PP HV to VBUS. 🗵 8-12 shows the diode behavior of the switch with ideal diode mode enabled.




図 8-12. Ideal Diode Mode (Sink) Internal HV Switch I-V Curve

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

#### 8.3.3.2 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65988 during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky diode be placed from VBUS to ground as shown in  $\boxtimes$  8-13.




図 8-13. Schottky for Current Surge Protection

#### 8.3.3.3 PP EXT Power Path Control

GPIO16 and GPIO17 of the TPS65988 are intended for control of additional external power paths. These GPIO are active high when configured for external path control and disables in response to an OVP or UVP event. Over current protection and thermal shutdown are not available for external power paths controlled by GPIO16 and GPIO17.

#### Note

GPIO16 and GPIO17 must be pulled to ground through an external pull-down resistor when utilized as external path control signals.

# 8.3.3.4 PP\_CABLE Power Switch

The TPS65988 has two integrated 5-V unidirectional power muxes that are rated for up to 600 mA of current. Each mux may supply power to either of the port CC pins for use as VCONN power.

#### 8.3.3.4.1 PP CABLE Over Current Protection

When enabled and providing VCONN power the TPS65988 PP\_CABLE power switches have a 600 mA current limit. When the current through the PP\_CABLE switch exceeds 600 mA, the current limiting circuit activates and the switch behaves as a constant current source. The switches do not have reverse current blocking when the switch is enabled and current is flowing to either Cx\_CC1 or Cx\_CC2.

#### 8.3.3.4.2 PP\_CABLE Input Good Monitor

The TPS65988 monitors the voltage at the PP\_CABLE pins prior to enabling the power switch. If the voltage at PP\_CABLE exceeds the input good threshold the switch is allowed to close, otherwise the switch remains open. Once the switch has been enabled, PP\_CABLE is allowed to fall below the input good threshold.

#### 8.3.3.5 VBUS Transition to VSAFE5V

The TPS65988 has an integrated active pull-down on VBUS for transitioning from high voltage to VSAFE5V. When the high voltage switch is disabled and VBUS > VSAFE5V, an amplifier turns on a current source and pulls down on VBUS. The amplifier implements active slew rate control by adjusting the pull-down current to prevent the slew rate from exceeding specification. When VBUS falls to VSAFE5V, the pull-down is turned off.

#### 8.3.3.6 VBUS Transition to VSAFE0V

When VBUS transitions to near 0 V (VSAFE0V), the pull-down circuit in VBUS Transition to VSAFE5V is turned on until VBUS reaches VSAFE0V. This transition occurs within time TSAFE0V.

#### 8.3.4 Cable Plug and Orientation Detection

8-14 shows the plug and orientation detection block at each Cx\_CCn pin (C1\_CC1, C1\_CC2, C2\_CC1, C2\_CC2). Each pin has identical detection circuitry.




図 8-14. Plug and Orientation Detection Block

#### 8.3.4.1 Configured as a DFP

When one of the TPS65988 ports is configured as a DFP, the device detects when a cable or a UFP is attached using the Cx\_CC1 and Cx\_CC2 pins. When in a disconnected state, the TPS65988 monitors the voltages on these pins to determine what, if anything, is connected. See USB Type-C Specification for more information.

表 8-1 shows the Cable Detect States for a DFP.

表 8-1. Cable Detect States for a DFP

C_CC1 C_CC2 CONNECTION STATE		CONNECTION STATE	CTION STATE RESULTING ACTION				
	Open	Open	Nothing attached	Continue monitoring both C_CC pins for attach. Power is not applied to VBUS or VCONN until a UFP connect is detected.			
	Rd	Open	UFP attached	Monitor C_CC1 for detach. Power is applied to VBUS but not to VCONN (C_CC2).			
	Open	Rd	UFP attached	Monitor C_CC2 for detach. Power is applied to VBUS but not to VCONN (C_CC1).			

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



#### 表 8-1. Cable Detect States for a DFP (continued)

C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION
Ra	Ra   Onen		Monitor C_CC2 for a UFP attach and C_CC1 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Open Ra Powered Cable attached		Powered Cable-No UFP attached	Monitor C_CC1 for a UFP attach and C_CC2 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Ra	Ra Rd Powered Cable-UFP Attached		Provide power on VBUS and VCONN (C_CC1) then monitor C_CC2 for a UFP detach. C_CC1 is not monitored for a detach.
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (C_CC2) then monitor C_CC1 for a UFP detach. C_CC2 is not monitored for a detach.
Rd	Rd	Debug Accessory Mode attached	Sense either C_CC pin for detach.
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either C_CC pin for detach.

When a TPS65988 port is configured as a DFP, a current IH\_CC is driven out each C\_CCn pin and each pin is monitored for different states. When a UFP is attached to the pin a pull-down resistance of Rd to GND exists. The current IH\_CC is then forced across the resistance Rd generating a voltage at the C\_CCn pin.

When configured as a DFP advertising Default USB current sourcing capability, the TPS65988 applies IH\_CC\_USB to each C\_CCn pin. When a UFP with a pull-down resistance Rd is attached, the voltage on the C\_CCn pin pulls below VH\_CCD\_USB. The TPS65988 can be configured to advertise default (500 mA or 900 mA), 1.5-A and 3-A sourcing capabilities when acting as a DFP.

When the C\_CCn pin is connected to an active cable VCONN input, the pull-down resistance is different (Ra). In this case the voltage on the C\_CCn pin will pull below VH\_CCA\_USB/1P5/3P0 and the system recognizes the active cable.

The VH\_CCD\_USB/1P5/3P0 thresholds are monitored to detect a disconnection from each of these cases respectively. When a connection has been recognized and the voltage on the C\_CCn pin rises above the VH\_CCD\_USB/1P5/3P0 threshold, the system registers a disconnection.

#### 8.3.4.2 Configured as a UFP

When a TPS65988 port is configured as a UFP, the TPS65988 presents a pull-down resistance RD\_CC on each C\_CCn pin and waits for a DFP to attach and pull-up the voltage on the pin. The DFP pulls-up the C\_CCn pin by applying either a resistance or a current. The UFP detects an attachment by the presence of VBUS. The UFP determines the advertised current from the DFP by the pull-up applied to the C\_CCn pin.

## 8.3.4.3 Configured as a DRP

When a TPS65988 port is configured as a DRP, the TPS65988 alternates the port's C\_CCn pins between the pull-down resistance, Rd, and pull-up current source, Rp.

#### 8.3.4.4 Fast Role Swap Signaling

The TPS65988 cable plug block contains additional circuitry that may be used to support the Fast Role Swap (FRS) behavior defined in the USB Power Delivery Specification. The circuitry provided for this functionality is detailed in  $\boxtimes$  8-15.

Product Folder Links: TPS65988






図 8-15. Fast Role Swap Detection and Signaling

When a TPS65988 port is operating as a sink with FRS enabled, the TPS65988 monitors the CC pin voltage. If the CC voltage falls below VTH\_FRS a fast role swap situation is detected and signaled to the digital core. When this signal is detected the TPS65988 ceases operating as a sink and begin operating as a source.

When a TPS65988 port is operating as a source with FRS enabled, the TPS65988 digital core can signal to the connected port partner that a fast role swap is required by enabling the R\_FRSWAP pull down on the connected CC pin. When this signal is sent the TPS65988 ceases operating as the source and begin operating as a sink.

#### 8.3.5 Dead Battery Operation

#### 8.3.5.1 Dead Battery Advertisement

The TPS65988 supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. TPS65988 hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS.  $\boxtimes$  8-16 shows the configuration of the C\_CCn pins, and elaborates on the basic cable plug and orientation detection block shown in  $\boxtimes$  8-14. A resistance R\_RPD is connected to the gate of the pull-down FET on each C\_CCn pin. During normal operation when configured as a sink, RD is RD\_CC; however, while dead-battery or no-battery conditions exist, the resistance is un-trimmed and is RD\_DB. When RD\_DB is presented during dead-battery or no-battery, application code switches to RD\_CC.






図 8-16. Dead Battery Pull-Down Resistor

In this case, the gate driver for the pull-down FET is Hi-Z at its output. When an external connection pulls up on C\_CCn (the case when connected to a DFP advertising with a pull-up resistance Rp or pull-up current), the connection through R\_RPD pulls up on the FET gate turning on the pull-down through RD\_DB. In this condition, the C\_CCn pin acts as a clamp VTH\_DB in series with the resistance RD\_DB.

#### **8.3.5.2 BUSPOWER (ADCIN1)**

The BUSPOWERz input to the internal ADC controls the behavior of the TPS65988 in response to VBUS being supplied during a dead battery condition. The pin must be externally tied to the LDO\_3V3 output via a resistive divider. At power-up the ADC converts the BUSPOWER voltage and the digital core uses this value to determine start-up behavior. It is recommended to tie ADCin1 to LDO\_3V3 through a resistor divider as shown in 図 8-17. For more information about how to use the ADCIN1 pin to configure the TPS65988, please see セクション 8.4.1.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




図 8-17. ADCIN1 Resistor Divider

#### Note

Devices implementing the BP\_WaitFor3V3\_External configuration must use GPIO16 for port 1 external path control and GPIO17 for port 2 external path control.

# 8.3.6 Battery Charger Detection and Advertisement

The battery charger (BC1.2) block integrates circuitry to detect when the connected entity on the USB D+/D-pins is a BC1.2 compliant charger, as well as advertise BC1.2 charging capabilities to connected devices. To enable the required detection and advertisement mechanisms, the block integrates various voltage sources, currents, and resistances.  $\boxtimes$  8-18 shows the connection of these elements to the TPS65988 Cx\_USB\_P and Cx\_USB\_N pins.






図 8-18. Battery Charger Detection and Advertisement

#### Note

The pull-up and pull-down resistors required by the USB2 standard for a USB host or device are not provided by the TPS65988 and must be provided externally to the device in final applications.

#### 8.3.6.1 BC1.2 Data Contact Detect

Data Contact Detect follows the definition in the USB BC1.2 specification. The detection scheme sources a current IDP\_SRC into the D+ pin of the USB connection. The current is sourced into the C\_USB\_P D+ pin. A resistance RDM\_DWN is connected between the D- pin and GND. The current source IDP\_SRC and the pull-down resistance RDM\_DWN, is activated during data contact detection.

#### 8.3.6.2 BC1.2 Primary and Secondary Detection

The Primary and Secondary Detection follow the USB BC1.2 specification. This detection scheme looks for a resistance between D+ and D- lines by forcing a known voltage on the first line, forcing a current sink on the second line and then reading the voltage on the second line using the ADC integrated in the TPS65988. The voltage source VDX\_SRC and the current source IDX\_SNK, are activated during primary and secondary detection.

#### 8.3.6.3 Charging Downstream Port Advertisement

The Charging Downstream Port (CDP) advertisement follows the USB BC1.2 specification. The advertisement scheme monitors the D+ line using the ADC. When a voltage of 0.6V is seen on the D+ line, TPS65988 forces a voltage of 0.6 V on the D- line until the D+ goes low. The voltage source VDX\_SRC and the current source IDX\_SNK, are activated during CDP advertisement. CDP advertisement takes place with the USB Host 15k $\Omega$  pull-down resistors on the D+ and D- lines from the USB Host Transceiver, because after CDP negotiation takes place on the D+/D- lines, USB2.0 data transmission begins.

#### 8.3.6.4 Dedicated Charging Port Advertisement

The Dedicated Charging Port (DCP) advertisement follows the USB BC1.2 specification (Shorted Mode per BC1.2) and the YD/T 1591-2009 specification. The advertisement scheme shorts the D+ and D- lines through the RDCP\_DAT resistor.

#### 8.3.6.5 2.7V Divider3 Mode Advertisement

2.7 V Divider3 Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V\_DIV on D+ with an R\_DIV output impedance and V\_DIV on D- with an R\_DIV output impedance. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 2.7 V Divider3 Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2.4 A of current.

#### 8.3.6.6 1.2V Mode Advertisement

1.2 V Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V\_1.2 V on D- with an R\_1.2 V output impedance and shorts D+ and D- together through the RDCP\_DAT resistor. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 1.2 V Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2 A of current.

#### 8.3.6.7 DCP Auto Mode Advertisement

DCP Auto Mode Advertisement scheme is a special scheme that automatically advertises the correct charging scheme depending on the device attached to the USB port. If a device that detects Dedicated Charging Port Advertisement is connected, the DCP Advertising scheme will automatically be placed on D+/D-. If a device that detects 2.7 V Divider3 Mode Advertisement is connected, the 2.7 V Divider3 Mode Advertising scheme will automatically be placed on D+/D-. Likewise, if a device that detects 1.2 V Mode Advertisement is connected, the 1.2 V Mode Advertising scheme will automatically be placed on D+/D-. TPS65988's DCP Auto Mode Advertisement circuit is able to place the correct advertisement scheme on D+/D- without needing to discharge VBUS.

#### 8.3.7 ADC

The TPS65988 integrated ADC is accessible to internal firmware only. The ADC reads are not available for external use.

#### 8.3.8 DisplayPort HPD

To enable HPD signaling through PD messaging, a single pin is used as the HPD input and output for each port. When events occur on these pins during a DisplayPort connection though the Type-C connector (configured by firmware), hardware timers trigger and interrupt the digital core to indicate needed PD messaging. When one of the TPS65988's ports is operating as a DP source, its corresponding HPD pin operates as an output (HPD TX), and when a port is operating as a DP sink, its corresponding HPD pin operates as an input (HPD RX). When DisplayPort is not enabled via firmware both HPD1 and HPD2 operate as generic GPIOs (GPIO3 and GPIO4).

## 8.3.9 Digital Interfaces

The TPS65988 contains several different digital interfaces which may be used for communicating with other devices. The available interfaces include three I<sup>2</sup>C ports (I<sup>2</sup>C1 is a Master/Slave, I<sup>2</sup>C2 is a Slave, and I<sup>2</sup>C3 is a Master), one SPI controller, and 12 additional GPIOs.


# 8.3.9.1 General GPIO

⊠ 8-19 shows the GPIO I/O buffer for all GPIOn pins. GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO\_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO\_3V3 and LDO\_1V8 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer may be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback






# 図 8-19. General GPIO Buffer

# 8.3.9.2 I2C

The TPS65988 features three  $I^2C$  interfaces. The  $I^2C1$  interface is configurable to operate as a master or slave. The  $I^2C2$  interface may only operate as a slave. The  $I^2C3$  interface may only operate as a master. The  $I^2C$  I/O driver is shown in  $\boxed{2}$  8-20. This I/O consists of an open-drain output and in input comparator with de-glitching. The  $I^2C$  input thresholds are set by LDO 1V8 by default.



#### 8.3.9.3 SPI

The TPS65988 has a single SPI controller interface for use with external memory devices. ⊠ 8-21 shows the I/O buffers for the SPI interface.






図 8-21. SPI buffer

### 8.3.10 PWM Driver

The TPS65988 includes two integrated PWM drivers which may be multiplexed onto GPIO 14 and GPIO 15. The PWM driver implements an 8-bit counter driven by either the internal 100-kHz clock or internal 24-MHz clock. The counter increments by a configurable 4-bit value each clock cycle which determines the output PWM frequency. The PWM duty cycle is set by a configurable 8-bit value which sets the count threshold for the high to low edge.

#### Note

During Sleep power state the 24-MHz clock is unavailable, any PWM drivers running from this clock is also be disabled when entering the sleep state. If PWM output is needed in Sleep, the output must be configured to use the 100-kHz clock.

### 8.3.11 Digital Core

図 8-22 shows a simplified block diagram of the digital core.






図 8-22. Digital Core Block Diagram

#### 8.3.12 I<sup>2</sup>C Interfaces

The TPS65988 has three  $I^2C$  interface ports.  $I^2C$  Port 1 is comprised of the  $I2C1\_SDA$ ,  $I2C1\_SCL$ , and  $\overline{I2C1\_IRQ1}$  pins.  $I^2C$  Port 2 is comprised of the  $I2C2\_SDA$ ,  $I2C2\_SCL$ , and  $\overline{I2C2\_IRQ}$  pins. These interfaces provide general status information about the TPS65988, as well as the ability to control the TPS65988 behavior, as well as providing information about connections detected at the USB-C receptacle and supporting communications to/from a connected device and/or cable supporting BMC USB-PD.  $I^2C$  Port 3 is comprised of the  $I2C3\_SDA$ ,  $I2C3\_SCL$ , and  $\overline{I2C3\_IRQ1}$  pins. This interface is used as a general  $I^2C$  master to control external  $I^2C$  devices such as a super-speed mux or re-timer.

The first port can be a master or a slave, but the default behavior is to be a slave. The second port operates as a slave only. Port 1 and Port 2 are interchangeable as slaves. Both Port1 and Port2 operate in the same way and has the same access in and out of the core. An interrupt mask is set for each that determines what events are interrupted on that given port. Port 3 operates as a master only.

### 8.3.12.1 I<sup>2</sup>C Interface Description

The TPS65988 support Standard and Fast mode I<sup>2</sup>C interface. The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high initiates I<sup>2</sup>C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/ output during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

⊠ 8-23 shows the start and stop conditions of the transfer. ⊠ 8-24 shows the SDA and SCL signals for transferring a bit. ⊠ 8-25 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




図 8-23. I<sup>2</sup>C Definition of Start and Stop Conditions




図 8-24. I<sup>2</sup>C Bit Transfer




図 8-25. I<sup>2</sup>C Acknowledgment

### 8.3.12.2 I<sup>2</sup>C Clock Stretching

The TPS65988 features clock stretching for the I<sup>2</sup>C protocol. The TPS65988 slave I<sup>2</sup>C port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4  $\mu$ s for standard 100 kbps I<sup>2</sup>C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

### 8.3.12.3 I<sup>2</sup>C Address Setting

Each of the TPS65988's two  $I^2C$  slave interfaces responds to two unique  $I^2C$  addresses. The first address allows communication with Port 1 of the TPS65988 and the second address allows communication with Port 2 of the TPS65988.

The boot flow sets the hardware configurable unique  $I^2C$  addresses of the TPS65988 before the port s are enabled to respond to  $I^2C$  transactions. For the I2C1 interface, the unique  $I^2C$  address es are determined by the analog level set by the analog ADCIN2 pin (three bits) as shown in  $\frac{1}{2}$  8-2 and  $\frac{1}{2}$  8-3.

表 8-2. I<sup>2</sup>C Default Unique Address I2C1 - Port 1

	<b>&gt;</b> ( ) = 1 = 2							
DEFAULT I <sup>2</sup> C UNIQUE ADDRESS								
Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1					Bit 0			
0	0 1 0 0 I2C_ADDR_DECODE_C1[2:0] RA				R/W			
	Note 1: Any bit is maskable for each port independently providing firmware override of the I <sup>2</sup> C address.							

#### 表 8-3. I<sup>2</sup>C Default Unique Address I2C1 - Port 2

DEFAULT I <sup>2</sup> C UNIQUE ADDRESS							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	) I2C_ADDR_DECODE_C2[2:0] R/W			R/W
	Note 1: Any bit is maskable for each port independently providing firmware override of the I <sup>2</sup> C address.						

For the I2C2 interface, the unique I2C address is a fixed value as shown in 表 8-4 and 表 8-5.

表 8-4. I<sup>2</sup>C Default Unique Address I2C2 - Port 1

DEFAULT I <sup>2</sup> C UNIQUE ADDRESS							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W

### 表 8-4. I<sup>2</sup>C Default Unique Address I2C2 - Port 1 (continued)

#### **DEFAULT I<sup>2</sup>C UNIQUE ADDRESS**

Note 1: Any bit is maskable for each port independently, providing firmware override of the I<sup>2</sup>C address.

### 表 8-5. I<sup>2</sup>C Default Unique Address I2C2 - Port 2

DEFAULT I <sup>2</sup> C UNIQUE ADDRESS							
Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1						Bit 0	
0	1	1	1	1	1	1	R/W
	Note 1: Any bit is maskable for each port independently, providing firmware override of the I <sup>2</sup> C address.						

#### Note

The TPS65988 I2C address values are set and controlled by device firmware. Certain firmware configurations may override the presented address settings.

### 8.3.12.4 Unique Address Interface

The Unique Address Interface allows for complex interaction between an  $I^2C$  master and a single TPS65988. The  $I^2C$  Slave sub-address is used to receive or respond to Host Interface protocol commands.  $\boxtimes$  8-26 and  $\boxtimes$  8-27 show the write and read protocol for the  $I^2C$  slave interface, and a key is included in  $\boxtimes$  8-28 to explain the terminology used. The TPS65988 Host interface utilizes a different unique address to identify each of the two USB Type-C ports controlled by the TPS65988. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.




図 8-27. I<sup>2</sup>C Unique Address Read Register Protocol

Copyright © 2021 Texas Instruments Incorporated






図 8-28. I<sup>2</sup>C Read/Write Protocol Key

### 8.3.12.5 I<sup>2</sup>C Pin Address Setting (ADCIN2)

To enable the setting of multiple  $I^2C$  addresses using a single TPS65988 pin, a resistor divider is placed externally on the ADCIN2 pin. The internal ADC then decodes the address from this divider value.  $\boxtimes$  8-29 shows the decoding.




図 8-29. I<sup>2</sup>C Address Divider

 $\pm$  8-6 lists the external divider needed to set bits [3:1] of the I<sup>2</sup>C Unique Address.

#### 表 8-6. I<sup>2</sup>C Address Selection

DIV =	= R2/(R1+R2) <sup>(1)</sup>	I <sup>2</sup> C UNIQUE ADDRESS [3:1]			
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2		
0.00	0.18	000b	100b		
0.20	0.38	001b	101b		
0.40	0.58	010b	110b		
0.60	1.00	011b	111b		

<sup>(1)</sup> External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

#### 8.3.13 SPI Controller Interface

The TPS65988 loads any ROM patch and-or configuration from flash memory during the boot sequence. The TPS65988 is designed to power the flash from LDO\_3V3 in order to support dead-battery or no-battery conditions, and therefore pull-up resistors used for the flash memory must be tied to LDO\_3V3. The flash memory IC must support 12 MHz SPI clock frequency. The size of the flash must be at least 64 kB. The SPI controller of the TPS65988 supports SPI Mode 0. For Mode 0, data delay is defined such that data is output on the same cycle as chip select (SPI\_CS pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI\_POCI and SPI\_PICO pins) is shifted out on the falling edge of the clock (SPI\_CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI\_CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 KB. The W25X05CL or similar is recommended.

#### 8.3.14 Thermal Shutdown

The TPS65988 features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of TSD\_MAIN. The temperature shutdown has a hysteresis of TSDH\_MAIN and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal power path and disables the power path in response to an over temperature event. Once the temperature falls below TSDH\_PWR the path can be configured to resume operation or remain disabled until re-enabled by firmware.

#### 8.3.15 Oscillators

The TPS65988 has two independent oscillators for generating internal clock domains. A 24-MHz oscillator generates clocks for the core during normal operation. A 100-kHz oscillator generates clocks for various timers and clocking the core during low power states.

### 8.4 Device Functional Modes

#### 8.4.1 Boot

At initial power on the device goes through a boot routine. This routine is responsible for initializing device register values and loading device patch and configuration bundles. The device's functional behavior after boot can be configured through the use of pin straps on the SPI POCI and ADCIN1 pins as shown in 表 8-7.

表 8-7. Boot Mode Pin Strapping

2 o ri Boot modo i in ottupping					
SPI_POCI	ADCIN1 DIV = R2/(R1+R2) <sup>(1)</sup> DIV MIN		DEAD BATTERY MODE	DEVICE CONFIGURATION	
1	0.00	0.18	BP_NoResponse	Safe Configuration	
1	0.20 0.28		BP_WaitFor3V3_Internal	Safe Configuration	
1	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
1	0.40	0.48	BP_WaitFor3V3_External	Safe Configuration	
1	0.50	0.58	BP_ECWait_External	Infinite Wait	

Copyright © 2021 Texas Instruments Incorporated



表 8-7. Boot Mode Pin Strapping (continued)

SPI_POCI	ADCIN1		DEAD BATTERY MODE	DEVICE CONFIGURATION	
1	0.60	1.00	BP_NoWait	Safe Configuration	
0	0.10	0.18	BP_NoResponse	Configuration 1	
0	0.20	0.28	BP_NoWait	Configuration 2	
0	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
0	0.40	0.48	BP_NoWait	Configuration 3	
0	0.50	0.58	BP_ECWait_External	Infinite Wait	
0	0.60	0.68	BP_NoWait	Configuration 4	
0	0.70 0.78		BP_NoWait	Reserved	
0	0 0.80 0.88		BP_NoResponse	Reserved	
0	0.90	1.00	BP_NoWait	Configuration 5	

<sup>(1)</sup> External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

The pin strapping configures two different parameters, Dead battery mode and device configuration. The dead battery mode selects device behavior when powered from VBUS. The dead battery mode behaviors are detailed in 表 8-8.

表 8-8. Dead Battery Configurations

pt o or boad battery comingations					
CONFIGURATION	DESCRIPTION				
BP_NoResponse	No power switch is enabled and the device does not start-up until VIN_3V3 is present				
BP_WaitFor3V3_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.				
BP_WaitFor3V3_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.				
BP_ECWait_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.				
BP_ECWait_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.				
BP_NoWait	The device continues to start-up and attempts to load configurations while receiving power from VBUS. Once configuration is loaded the appropriate power switch is closed based on the loaded configuration.				

#### Note

Devices implementing the BP\_WaitFor3V3\_External configuration must use GPIO16 for port 1 external path control and GPIO17 for port 2 external path control.

When powering up from VIN\_3V3 or VBUS the device will attempt to load configuration information from the SPI or I2C digital interfaces. The device configuration settings select the device behavior should configuration information not be available during the device boot process. 表 8-9 shows the device behavior for each device configuration setting.

表 8-9. Device Default Configurations

CONFIGURATION	DESCRIPTION	
Safe	Ports disabled, if powered from VBUS operates a legacy sink  Device infinitely waits in boot state for configuration information	
Infinite Wait		

表 8-9. Device Default Configurations (continued)

CONFIGURATION	DESCRIPTION
Configuration 1	DFP only (Internal Switch) 5 V at 3 A Source capability TBT Alternate Modes not enabled DisplayPort Alternate Mode not enabled (DFP_D, C/D/E)
Configuration 2	UFP only (Internal Switch) 5 V at 0.9 - 3.0 A Sink capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 3	UFP only (Internal Switch) 5-20 V at 0.9 - 3.0 A Sink capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 4	UFP only (External Switch) 5 V at 0.9-3.0 A Sink capability 5 V at 3.0 A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 5	UFP only (External Switch)) 5-20 V at 0.9-3.0 A Sink capability 5 V at 3.0 A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported

#### 8.4.2 Power States

The TPS65988 may operate in one of three different power states: Active, Idle, or Sleep. The functionality available in each state is summarized in  $\frac{1}{8}$  8-10.

表 8-10. Power States

₹ 0-10. Fower States						
	ACTIVE	IDLE	SLEEP			
Type-C Port 1 State	Connected or Unconnected	Connected or Unconnected	Unconnected			
LDO_3V3 <sup>(1)</sup>	Valid	Valid	Valid			
LDO_1V8	Valid	Valid	Valid			
	Oscillato	or Status				
Digital Core Clock Frequency	12 MHz	4 MHz - 6 MHz	100 kHz			
100kHz Oscillator Status	Enabled	Enabled	Enabled			
24MHz Oscillator Status	Enabled	Enabled	Disabled			
	Available	Features				
Type-C Detection	Yes	Yes	Yes			
PD Communication	Yes	No	No			
I2C Communication	Yes	Yes	No			
SPI Communication	Yes	No	No			
Wake on Attach/Detach	N/A	Yes	Yes			
Wake on PD Communication	N/A	Yes <sup>(2)</sup>	No			
Wake on I2C Communication	N/A	Yes	Yes			

<sup>(1)</sup> LDO\_3V3 may be generated from either VIN\_3V3 or VBUS. If LDO\_3V3 is generated from VBUS, TPS65988 ports only operate as sinks.

<sup>(2)</sup> Wake up from Idle to Active upon a PD message is supported however the first PD message received is lost.



# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS65988 firmware implements a host interface over I<sup>2</sup>C to allow for the configuration and control of all device options. Initial device configuration is configured through a configuration bundle loaded onto the device during boot. The bundle may be loaded via I<sup>2</sup>C or SPI. The TPS65988 configuration bundle and host interface allow the to be customized for each specific application. The configuration bundle can be generated through the Application Customization Tool and additional information on the device host interface can be found in the Host Interface Reference Manual.

### 9.2 Typical Applications

### 9.2.1 Type-C VBUS Design Considerations

USB Type-C and PD allows for voltages up to 20 V with currents up to 5 A. This introduces power levels that could damage components touching or hanging off of VBUS. Under normal conditions, all high power PD contracts should start at 5 V and then transition to a higher voltage. However, there some devices that are not compliant to the USB Type-C and Power Delivery standards and could have 20 V on VBUS. This could cause a 20-V hot plug that can ring above 30 V. Adequate design considerations are recommended below for these noncompliant devices.

#### 9.2.1.1 Design Requirements

表 9-1 shows VBUS conditions that can be introduced to a USB Type-C and PD Sink. The system should be able to handle these conditions to ensure that the system is protected from non-compliant and/or damaged USB PD sources. A USB Sink should be able to protect from the following conditions being applied to its VBUS. The Detailed Design Procedure section explains how to protect from these conditions.

CONDITION **VOLTAGE APPLIED** Abnormal VBUS Hot Plug 4 V-21.5 V **VBUS Transient Spikes** 4 V-43 V

表 9-1. VBUS Conditions

#### 9.2.1.2 Detailed Design Procedure

### 9.2.1.2.1 External Sink Power Path Options

The TPS65988 provides two GPIO controls that are hardware controlled to respond to Over/Under Voltage conditions to enable/disable the sink power paths. PEXT1 (GPIO16) and PEXT2 (GPIO17) are used for Port 1 and Port 2 respectively. The GPIO control can be used to control a discrete power path or load switch. The external sink path can be controlled by through the embedded controller (EC) or the configuration of the TPS65988. The EC approach allows the embedded controller to only close the sink path when the system is ready to start receiving power from VBUS. The configuration allows the PD controller to enable and disable the external power path and can be configured to only enable one path with the highest power PD contract.

#### 9.2.1.2.1.1 Load Switch Power Path


When a load switch is used for the external sink path there are a few parameters to consider. Choosing a load switch that is capable of withstanding 20 V on VBUS could be considered as a minimum requirement as some faulty or "out of spec" chargers can have 20 V on VBUS without PD communication. The load switch must be able to handle the current supported in the sink capabilities of the system. A system that can sink up to 5 A and is connected to a source that is capable of 200% loc may see up to 10 A current for a duration of time. The load

Product Folder Links: TPS65988

switch used must be able to handle these current spikes when a system supports high Power Delivery currents. Reverse current protection is very important when there are two sink paths used in the system. The two load switches must prevent a low impedance path from VBUS1 to VBUS2 when they are enabled/disabled.

#### 9.2.1.2.1.2 Discrete Power Path

The recommended discrete power path includes reverse current protection to disable the power path when both sink paths are enabled at different PD contracts. In ot 29-1 a comparator is used to force disable the external power path when the common source voltage is higher than the system voltage. The comparator circuit has hysteresis added to prevent any oscillations when the system voltage is very close to the common source voltage. The NMOS driven by the comparator will pull the PEXTx to GND when the common source voltage is higher than the system power and the 1k in series will limit the current drawn from the PEXTx GPIO. The comparator is powered from LDO\_3V3 on the TPS65988 which mean that even in dead battery operation the comparator circuit will remain active regardless of the state of PEXTx. For lower power consumption from VBUS the voltage dividers for the comparator inputs can use higher resistance values.



2 9-1. Recommended Sink Power Path

The simplest discrete power path does not have reverse current protection and relies on either on the configuration to only enable the power path with the highest power PD contract or on the EC to enable and disable the power path. This simple power path has some limitations as it will always be fully on or fully off and both paths cannot be enabled at the same time.  $\boxtimes$  9-2 shows the design.





図 9-2. Simple Sink Power Path

For both discrete implementations the R1 and R2 divider should be selected to reach the PMOS threshold (Vgs) at 5 V and 20 V to insure the common source PMOS are completely on. When the sink path is enabled the R1

Copyright © 2021 Texas Instruments Incorporated

and R2 resistance will draw current from VBUS. For systems that need to meet low power requirements it is recommended to use higher resistance values for R1 and R2 but this will slow how fast the external sink path turns off and on. A R1 = 100k and R2 = 10k is a good medium that will draw around 3.6mW from VBUS at 20 V and will create enough VGS for most PMOS.

#### 9.2.1.2.2 Type-C Connector VBUS Capacitors



☑ 9-3. Type-C Connector VBUS Capacitors

The first level of protection starts at the Type-C connector and the VBUS pin capacitors. These capacitors help filter out high frequency noise but can also help absorb short voltage transients. Each VBUS pin should have a 10-nF capacitor rated at or above 25 V and placed as close to the pin as possible. The GND pin on the capacitors should have very short path to GND on the connector. The derating factor of ceramic capacitors should be taken into account as they can lose more than 50% of their effective capacitance when biased. Adding the VBUS capacitors can help reduce voltage spikes by 2 V to 3 V.

#### 9.2.1.2.3 VBUS Schottky and TVS Diodes

Schottky diodes are used on VBUS to help absorb large GND currents when a Type-C cable is removed while drawing high current. The inductance in the cable will continue to draw current on VBUS until the energy stored is dissipated. Higher currents could cause the body diodes on IC devices connected to VBUS to conduct. When the current is high enough it could damage the body diodes of IC devices. Ideally a VBUS Schottky diode should have a lower forward voltage so it can turn on before any other body diodes on other IC devices. Schottky diodes on VBUS also help during hard shorts to GND which can occur with a faulty Type-C cable or damaged Type-C PD device. VBUS could ring below GND which could damage devices hanging off of VBUS. The Schottky diode will start to conduct once VBUS goes below the forward voltage. When the TPS65988 is the only device connected to VBUS place the Schottky Diode close to the VBUS pin of the TPS65988. The two figures below show a short condition with and without a Schottky diode on VBUS. In  $\boxtimes$  9-5 without the Schottky diode, VBUS rings 2 V below GND and oscillates after settling to 0 V. In  $\boxtimes$  9-6 with the Schottky diode, VBUS drops 750 mV below GND (Schottky diode Vf) and the oscillations are minimized.

TVS Diodes help suppress and clamp transient voltages. Most TVS diodes can fully clamp around 10 ns and can keep the VBUS at their clamping voltage for a period of time. Looking at the clamping voltage of TVS diodes after they settle during a transient will help decide which TVS diode to use. The peak power rating of a TVS diode must be able to handle the worst case conditions in the system. A TVS diode can also act as a "pseudo schottky diode" as they will also start to conduct when VBUS goes below GND.

#### 9.2.1.2.4 VBUS Snubber Circuit





図 9-4. VBUS Snubber

Another method of clamping the USB Type-C VBUS is to use a VBUS RC Snubber. An RC Snubber is a great solution because in general it is much smaller than a TVS diode, and typically more cost effective as well. An RC Snubber works by modifying the characteristic of the total RLC response in the USB Type-C cable hot-plug from being under-damped to critically-damped or over-damped. So rather than clamping the over-voltage directly, it actually changes the hot-plug response from under-damped to critically-damped, so the voltage on VBUS does not ring at all; so the voltage is limited, but without requiring a clamping element like a TVS diode.

However, the USB Type-C and Power Delivery specifications limit the range of capacitance that can be used on VBUS for the RC snubber. VBUS capacitance must have a minimum 1  $\mu$ F and a maximum of 10  $\mu$ F. The RC snubber values chosen support up to 4 m USB Type-C cable (maximum length allowed in the USB Type-C specification) being hot plugged, is to use 4.7- $\mu$ F capacitor in series with a 3.48- $\Omega$  resistor. In parallel with the RC Snubber a 1  $\mu$ F capacitor is used, which always ensures the minimum USB Type-C VBUS capacitance specification is met. This circuit can be seen in  $\boxtimes$  9-4.

#### 9.2.1.3 Application Curves



# 9.2.2 Dual Port Thunderbolt Notebook with AR Supporting USB PD Charging

The figure below shows Dual Port Thunderbolt Notebook application. The TPS65988 is capable of managing two full featured Type-C and PD ports supporting USB, DisplayPort, Thunderbolt and PD charging. When the TPS65988 detects a connection on a Type-C port it will generate an interrupt to the Thunderbolt controller to generate the appropriate data output. The TPS65988's two internal power paths provide VBUS which is taken from the System 5 V for Port and will control the external sink path to charge the system through USB PD. The System 5 V will also power PP\_CABLE1/2 on the TPS65988 to supply VCONN to Type-C e-marked cables and Type-C accessories. An embedded controller EC is used to communicate to the TPS65988 for additional control and to relay information back to the operating system. An embedded controller can control additional features such as entering and exiting sleep modes, changing source and sink capabilities depending on the state of the battery, UCSI support, control alternate modes, etc. Refer to the Host Interface and Firmware users guide for additional information.






図 9-7. TBT Notebook with PD Charging

#### 9.2.2.1 Design Requirements

The table below summarizes the Power Design parameters for a Dual Port Thunderbolt Notebook.

 POWER DESIGN PARAMETERS
 VALUE
 CURRENT PATH

 PPHV1/2 Input Voltage, Current
 5 V, 6 A (3 A per Port)
 VBUS Source

 PP\_CABLE1/2 Input Voltage, Current
 5 V, 1 A (500 mA per port)
 VCONN Source

 PEXT1/2 Voltage, Current
 5 V–20 V, 3 A (5-A Max)
 VBUS Sink

 VIN\_3V3 Voltage, Current
 3.3 V, 50 mA
 Internal TPS65988 Circuitry

表 9-2. Power Design Requirements

### 9.2.2.2 USB Power Delivery Source Capabilities

Most Type-C dongles (video and data) draw less than 900 mA and supplying 1.5 A on each Type-C port is sufficient for a notebook that supports USB and DisplayPort. The table below shows the PDO for each port.

表 9-3. Source Capabilities

			<u> </u>		
PDO		PDO TYPE	VOLTAGE	CURRENT	
	PDO1	Fixed	5 V	1.5 A	

#### 9.2.2.3 USB Power Delivery Sink Capabilities

Most notebooks support buck and boost charging which means they can charge the battery from 5 V to 20 V. USB PD sources must also support follow the Source Power Rules defined by the UBS Power Delivery

specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers and adapters.

表 9	-4. S	ink C	apabi	lities
-----	-------	-------	-------	--------

PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5-A Max)

### 9.2.2.4 Supported Data Modes

Thunderbolt Controllers are capable generate USB3, DisplayPort and Thunderbolt Data. The Thunderbolt controller is also capable of muxing the appropriate super speed signal to the Type-C connector. Thunderbolt systems do not need a super speed mux for the Type-C connector. The table below summarizes the data capabilities of each Type-C port supporting Thunderbolt.

表 9-5. Supported Data Modes

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host (DFP)
DisplayPort	DP1.2	Host, DFP_D (Pin Assignment C, D, and E)
Thunderbolt	PCIe/DP	Host/Device

#### 9.2.2.5 RESETN




図 9-8. RESETN Circuit

The TPS65988 and the Thunderbolt controller share the same flash and they must be able to access it at different times. The TPS65988 will access the flash first to load its configuration and then the Thunderbolt controller will read the flash for its firmware. The TPS65988 will hold the Thunderbolt controller in reset until it has read its configuration from the flash. GPIO\_0 is reserved to act as the reset signal for the Thunderbolt controller. The RESET\_N (Thunderbolt Controller Master Reset) signal must also be gated by the 3.3-V supply to the Thunderbolt controller (VCC3P3\_SX). When the RESET\_N signal is de-asserted before the supply has come up it may put the Thunderbolt controller in a latched state. The RESET\_N signal must be de-asserted at least 100 µs after the Thunderbolt Controller supply has come up. For dead battery operation the GPIO\_0 signal should be "ANDed" with the 3.3-V supply to avoid de-asserting the RESETN when the Thunderbolt controller is not powered. The figure below shows the RESET\_N control with GPIO\_0 and the 3.3-V supply. Alternatively, the EC could configure GPIO\_0 to de-assert RESETN when the system has successfully booted.

#### 9.2.2.6 I2C Design Requirements

The I2C connection from the TPS65988 and the Thunderbolt control allows the Thunderbolt controller to read the current data status from the TPS65988 when there is connection on the Type-C port. The Thunderbolt controller has two interrupts assigned for two Type-C ports and when one of these interrupts is detected, the Thunderbolt controller will read the I2C address corresponding to the Type-C port. For Port A the I2C address is 0×38 and Port B the address 0×3F. The I2C2 on the TPS65988 is always connected to the Thunderbolt controller and the I2C channel will respond to the both 0x38 and 0x3F I2C addresses. The two interrupt lines from the Thunderbolt controller are both shorted and connected to the I2C2 interrupt on the TPS65988. This will interrupt the Thunderbolt controller to query both port addresses and will determine which port has a data connection.

Copyright © 2021 Texas Instruments Incorporated



#### 9.2.2.7 TS3DS10224 SBU Mux for AUX and LSTX/RX

The SBU signals must be muxed from the Type-C connector to the Thunderbolt controller. The AUX for DisplayPort and LSTX/RX for Thunderbolt are connected to the TS3DS10224 and then muxed to the SBU pins. The SBU mux is controlled through GPIOs from the TPS65988. 表 9-6 shows the TPS65988 GPIO events and the control signals from the TS3DS10224.

夷	9-6	GPI	) Fve	ents	for	SRU	Mux

TPS65988 GPIO EVENT	TS3DS10224 CONTROL
Port 0 Cable Orientation Event	SAO, SBO
Port 0 DP Mode Selection Event	ENA
Port 0 TBT Event	ENB
N/A	SAI tied to VCC
N/A	SBI tied to GND

表 9-7 shows the connections for the AUX, LSTXRX, and SBU pins for the TS3DS10224.

表 9-7. TS3DS10224 Pin Connections

TS3DS10224 PIN	SIGNAL
INA+	SBU1
INA-	SBU2
OUTB0+	LSTX
OUTB0-	LSRX
OUTB1+	LSRX
OUTB1-	LSTX
OUTA0+	AUX_P
OUTA0-	AUX_N
OUTA1+	AUX_N
OUTA1-	AUX_P

### 9.2.2.8 Thunderbolt Flash Options

In most Thunderbolt systems the TPS65988 will share the flash with the Thunderbolt controller. The flash contains the Thunderbolt Controller firmware and the configuration data for the TPS65988. 表 9-8 shows the supported SPI flash options for Thunderbolt systems.

表 9-8. Flash Supported for Thunderbolt Systems

MANUFACTURER	PART NUMBER	SIZE
Winbond	W25Q80JVNIQ	8 Mb
Spansion	S25FL208K	8 Mb
AMIC	A25L080	8 Mb
Macronix	MX25L8006EM1I	8 Mb
Micron	M25PE80-VMN6TP	8 Mb
Micron	M25PX80-VMN6TP	8 Mb

#### 9.2.3 Dual Port USB & Displayport Notebook Supporting PD Charging

Certain SoCs can support USB and DisplayPort and the muxing required for Type-C. The systems that use this architecture may need a re-driver to ensure signal signal integrity to from the SoC to the Type-C connectors. Generally the SoC is controlled through I2C and must be connected to the I2C1 Master on the TPS65988. A redriver can be controlled through GPIO or I2C. The Embedded controller is connected to the I2C2 Slave on the TPS65988. 

■ 9-9 shows the SoC controlled though I2C and the Re-Driver controlled through GPIO. 

■ 9-10 shows the SoC & Re-Driver controlled though I2C. The TPS65988's two internal power paths provide VBUS

Product Folder Links: TPS65988

which is taken from the System 5 V for Port and will control the external sink path to charge the system through USB PD. The System 5 V will also power PP\_CABLE1/2 on the TPS65988 to supply VCONN to Type-C emarked cables and Type-C accessories. An embedded controller EC is used to communicate to the TPS65988 for additional control and to relay information back to the operating system. An embedded controller can control additional features such as entering and exiting sleep modes, changing source and sink capabilities depending on the state of the battery, UCSI support, control alternate modes, etc. Refer to the Host Interface and Firmware users guide for additional information.




図 9-9. TPS65988 and SoC I2C with Re-Driver GPIO






図 9-10. TPS65988 and SoC & Redriver I2C

#### 9.2.3.1 Design Requirements

The table below summarizes the Power Design parameters for a Dual Port Thunderbolt Notebook.

表 9-9. Power Design Requirements

	•	
POWER DESIGN PARAMETERS	VALUE	CURRENT PATH
PPHV1/2 Input Voltage, Current	5 V, 3 A (1.5 A per Port)	VBUS Source
PP_CABLE1/2 Input Voltage, Current	5 V, 1 A (500 mA per port)	VCONN Source
PEXT1/2 Voltage, Current	5 V-20 V, 3 A (5-A Max)	VBUS Sink
VIN_3V3 Voltage, Current	3.3 V, 50 mA	Internal TPS65988 Circuitry

# 9.2.3.2 USB Power Delivery Source Capabilities

Most Type-C dongles (video and data) draw less than 900 mA and supplying 1.5 A on each Type-C port is sufficient for a notebook that supports USB and DisplayPort. The table below shows the PDO for each port.

表 9-10. Source Capabilities

PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	1.5 A

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

### 9.2.3.3 USB Power Delivery Sink Capabilities

Most notebooks support buck/boost charging which means they can charge the battery from 5 V to 20 V. USB PD sources must also support follow the Source Power Rules defined by the UBS Power Delivery specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers/adapters.

表 9-11. Sink Capabilities

PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5-A Max)

#### 9.2.3.4 Supported Data Modes

These SoC's are capable generate USB3 and DisplayPort and the appropriate muxing for the super speed signals to the Type-C connector. The table below summarizes the data capabilities of each Type-C port.

表 9-12. Supported Data Modes

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host (DFP)
DisplayPort	DP1.2	Host, DFP_D (Pin Assignment C, D, and E)

#### 9.2.3.5 TUSB1044 Re-Driver GPIO Control

The TUSB1044 requires GPIO control to determine whether if there is USB or DisplayPort data connection. The table below summarizes the TPS65988 GPIO Events and the control pins for the TUSB1044. Note that the pin strapping on the TUSB1044 will set the GPIO control mode and the required equalizer settings.

表 9-13. GPIO Events for Super Speed Mux

TPS65988 GPIO EVENT	TUSB1044 CONTROL
Port X Cable Orientation Event	FLIP
Port X USB3 Event	CTL0
Port X DP Mode Selection Event	CTL1

### 9.2.4 USB Type-C & PD Monitor/Dock

Monitors supporting UBS Type-C and PD can take advantage of the various DisplayPort Alternate mode configurations to allow for four lane DisplayPort or two lane DisplayPort with USB3.1. The block diagram below shows a monitor that has one Type-C connection that would go to a USB-Type-C PD notebook and another that is connected to another monitor to allow for daisy chaining.






図 9-11. USB and DisplayPort Dock Block Diagram

#### 9.2.4.1 Design Requirements

The table below summarizes the Power Design parameters for a Dual Port Monitor and Dock. For each VBUS source they must be able to provide 60 W at 5 V, 9 V, 15 V and 20 V independently. This will require a variable regulator for each VBUS source.

POWER DESIGN PARAMETERSVALUECURRENT PATHPPHV1/2 Input Voltage, Current5 V, 9 V, 15 V, 20 V, 6 A (3 A per Port)VBUS SourcePP\_CABLE1/2 Input Voltage, Current5 V, 500 mAVCONN SourceVIN\_3V3 Voltage, Current3.3 V, 50 mAInternal TPS65988 Circuitry

表 9-14. Power Design Parameters

#### 9.2.4.2 Detailed Design Procedure

#### 9.2.4.2.1 USB Power Delivery Source Capabilities

To support 60 W, each of the ports must support the PDOs below to meet USB Power Delivery Requirements. .

**SOURCE PDO** CURRENT **PDO TYPE VOLTAGE** PDO1 5 V 3 A Fixed PDO2 Fixed 9 V 3 A PDO3 Fixed 15 V 3 A PDO4 Fixed 20 V 3 A

表 9-15. Source PDOs

#### 9.2.4.2.2 USB and DisplayPort Supported Data Modes

The Type-C port connected to the notebook (USB/DisplayPort source) is a UFP in terms of data. The table below summarizes the data capabilities of the Type-C port connected to the notebook.

# 表 9-16. Port 1 Data Capabilities

PROTOCOL	DATA	DATA ROLE			
USB Data	USB3.1 Gen1	Device (UFP)			
DisplayPort	DP1.2	Device UFP_D (Pin Assignment C and D)			

The Type-C port used for daisy chaining will be a DFP in terms of data . The table below summarizes the data capabilities of the Type-C port used for daisy chaining.

### 表 9-17. Port 2 Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen1	Host (DFP)
DisplayPort	DP1.2	Host DFP_D (Pin Assignment C, D, and E)

### 9.2.4.2.3 TUSB1064 Super Speed Mux GPIO Control

The TUSB1046 requires GPIO control in GPIO control mode to determine whether if there is USB or DisplayPort data connection. 表 9-18 summarizes the TPS65988 GPIO Events and the control pins for the TUSB1064. Note that the pin strapping on the TUSB1064 will set the GPIO control mode and the required equalizer settings. For more details refer to the TUSB1064 data sheet.

### 表 9-18. GPIO Events for Super Speed Mux

TPS65988 GPIO EVENT	TUSB1064 CONTROL
Port X Cable Orientation Event	FLIP
Port X USB3 Event	CTL0
Port X DP Mode Selection Event	CTL1

Copyright © 2021 Texas Instruments Incorporated

# 10 Power Supply Recommendations

### 10.1 3.3-V Power

# 10.1.1 VIN\_3V3 Input Switch

The VIN\_3V3 input is the main supply to the TPS65988 device. The VIN\_3V3 switch (see  $\boxtimes$  8-9) is a unidirectional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when 3.3 V is available. See  $\gtrapprox$  10-1 for the recommended external capacitance on the VIN\_3V3 pin.

#### 10.1.2 VBUS 3.3-V LDO

The 3.3-V LDO from VBUS steps down voltage from VBUS to LDO\_3V3 which allows the TPS65988 device to be powered from VBUS when VIN\_3V3 is unavailable. This LDO steps down any recommended voltage on the VBUS pin. When VBUS is 20 V, as is allowable by USB PD, the internal circuitry of the TPS65988 device operates without triggering thermal shutdown; however, a significant external load on the LDO\_3V3 pin can increase the temperature enough to trigger a thermal shutdown. The VBUS 3.3-V LDO blocks reverse current from LDO\_3V3 back to VBUS allowing VBUS to be unpowered when LDO\_3V3 is driven from another source. See 表 10-1 for the recommended external capacitance on the VBUS and LDO 3V3 pins.

#### 10.2 1.8-V Power

The internal circuitry is powered from 1.8 V. The 1.8-V LDO steps the voltage down from LDO\_3V3 to 1.8 V. The 1.8-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, memory, and other digital circuits. The 1.8-V LDO also provides power to all internal low-voltage analog circuits. See 表 10-1 for the recommended external capacitance on the LDO\_1V8 pin.

### 10.3 Recommended Supply Load Capacitance

表 10-1 lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

表 10-1. Recommended Supply Load Capacitance

			CAPACITANCE				
PARAMETER	DESCRIPTION	VOLTAGE RATING	MIN (ABSOLUT E)	TYP (PLACED)	MAX (ABSOLUTE)		
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 μF	10 μF			
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 μF	10 μF	25 μF		
CLDO_1V8	Capacitance on LDO_1V8	4 V	2.2 µF	4.7 µF	12 µF		
CVBUS1	Capacitance on VBUS1	25 V	0.5 µF	1 μF	12 µF		
CVBUS2	Capacitance on VBUS2	25 V	0.5 µF	1 μF	12 µF		
CPP_HV_SRC	Capacitance on PP_HV when configured as a 5V source	10 V	2.5 µF	4.7 µF			
CPP_HV_SNK	Capacitance on PP_HV when configured as a 20V sink	25 V	1 μF	47 μF	120 µF		
CPP_CABLE	Capacitance on PP_CABLE. When shorted to PP_HV configured as a 5V source, the CPP_HV_SRC capacitance may be shared.	10 V	2.5 µF	4.7 μF			

Product Folder Links: TPS65988

58



# 11 Layout

# 11.1 Layout Guidelines

A dual port full featured USB Type-C and PD system can be easily implemented in a 20 mm × 40 mm (800 mm<sup>2</sup>) area with the TPS65988. This area includes two Type-C receptacles, two low Rdson external power paths, Type-C protection for CC and SBU pins, and the TPS65988. The layout techniques in this guide can be applied to other USB Type-C systems.

### 11.2 Layout Example

The schematic below shows the design used for this layout example. All TPS65988 I/O are routed in this example, not all designs will utilize all of the I/O on the device. For differential routing for USB3.1, USB2.0, DisplayPort, and Thunderbolt follow their requirements defined by their respective specifications.




図 11-1. Layout Example Device Schematic






図 11-2. Example Connector Schematic

### 11.3 Stack-Up and Design Rules

An 8-layer stack-up is used and this particular stack is common with most processor chipset guides. In some systems a 10-layer stack-up is used, the same principles can be carried over from the 8-layer to a 10-layer stack-up. The figure below shows the details of each of the layers. The two outer layers have a thickness of 1.0 oz copper and the inner layers are 0.5 oz copper.



図 11-3. 8 Layer Board Stack Up

The table below shows the recommended routing for each of these layers. For power routing the Power 1/2 planes can be stacked to allow for high currents.

表 11-1. Recommend Routing for Layers

LAYER	ROUTING
SSTXRX1	Differential: 85Z, 90Z, 100Z, Single Ended: 50Z, Power, and GPIO
High Speed	Differential: 85Z, 90Z, 100Z, Single Ended: 50Z, and GPIO
Power 1	Power and GPIO

表 11-1. Recommend Routing for Layers (continued)

LAYER	ROUTING
Power 2	Power and GPIO
SSTXRX2	Differential: 85Z, 90Z, 100Z, Single Ended: 50Z, Power, and GPIO

The vias used in this layout example are 8mil/16mil. There are no blind and buried vias used in this layout example and for any via on pad used it is recommended to use epoxy filled vias. The figure below shows the via sizing.



☑ 11-4. Recommended Minimum Via Sizing

# 11.4 Main Component Placement

This layout example will place the two Type-C connectors close to each other as they would be a notebook. The Type-C connectors are placed 1000 mils from center to center. This will allow for enough space for the end-user to plug in two USB Type-C devices with ease. The external power paths can be placed in between the ports to make the connection to the system supply easier. The TPS65988 is placed above the external power path. This will make for a better connection to VBUS for the TPS65988 and the external power path. The High Level Placement figure below shows the solution size and placement of these main components. It is recommended to follow the layout guide in a step by step process.




図 11-5. High Level Placement


# 11.5 1.4 Super Speed Type-C Connectors


In this layout example a dual row SMT mid mount Type-C connector is used. Start by placing vias to for the all the signals on the Type-C connector that need to be routed on another layer. Once the vias have been placed,

Copyright © 2021 Texas Instruments Incorporated



route out the super speed lines and place their ESD protection close to the Type-C connector. The figures below show the via placement, top routing, and bottom routing for the super speed signals on the Type-C connector. The same should be implemented for both Type-C connectors.






### 11.6 Capacitor Placement

All of the capacitors for the TPS65988 must be placed close to their respective pin. For the PP\_HV1/2, VBUS1/2, VIN\_3V3, LDO\_3V3 it is recommended to place their capacitors on the opposite side of the TPS65988 with the GND terminal facing away from the TPS65988. This method will have all of the GND terminals together in order to have a solid plane that can be stitched to GND. The DRAIN1/2 pad will also have more room for their bottom side pour. PP\_CABLE1/2 and LDO\_1V8 are placed on the opposite side but their GND terminals are facing toward the TPS65988 to share the common GND pour from the TPS65988 GND pad. VBUS1/2 and PP\_HV1/2 should have at least four vias to connect the TPS65988 pin, capacitors, and pours. For VIN\_3V3, LDO\_3V3, LDO\_1V8, and PP\_CABLE1/2 they can be connected with a single via to their capacitors and pours.





☑ 11-9. System Capacitors Placement Top/Bottom Layer




図 11-10. System Capacitors Placement Top Layer




図 11-11. System Capacitors Placement Bottom Layer

# 11.7 CC1/2 Capacitors & ADCIN1/2 Resistors

The CC1/2 capacitors should be placed on the same layer as the TPS65988 and should be placed relatively close to the pins. The ADCIN1/2 resistors have more flexibility where they are placed. In this layout example they are placed close to LDO\_3V3. The figure below shows the placement.






図 11-12. CC and ADCIN1/2 Component Placements

### 11.8 CC & SBU Protection Placement

The protection device should be placed close to the Type-C connector. In this layout example they are placed in between the Type-C connectors and the TPS65988.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




図 11-13. Protection Placement

### 11.9 CC Routing

Routing the CC lines with an 8 mil trace will guarantee the needed current for supporting powered Type C cables through VCONN. For more information on VCONN please refer to the Type C specification. For capacitor GND pin use a 16 mil trace when possible. GPIO signals can be fanned out on the top layer with a 4 mil trace. The table below summarizes the minimum trace widths for these signals.

 ROUTE
 MINIMUM WIDTH (MILS)

 CC1, CC2, PP\_CABLE1, PP\_CABLE2
 8

 VIN\_3V3, LDO\_3V3, LDO\_1V8
 6

 Component GND
 10

 GPIO
 4

表 11-2. Recommended Minimum Widths

The figure below shows the CC routing from the connector to the protection device and to the TPS65988.






図 11-14. Complete CC Routing

### 11.10 DRAIN1 and DRAIN2 Pad Pours

The drain pads are used for dissipating heat from the two power paths. DRAIN1 and DRAIN2 should NEVER be connected to each other or to GND. They should be left floating with their own net assigns. The top layer should have the all of the DRAIN1 pins tied to the DRAIN1 pan and the DRAIN2 pins tied to the DRAIN2 pad. When high currents are expected in the system it is recommended to place "fins" on the DRAIN1 and DRAIN2 pads. The effective heat dissipation distance is roughly 3mm from the pad so it does not have to extended to a large area. The figure below shows the top layer routing for DRAIN1 and DRAIN2.






図 11-15. DRAIN1 and DRAIN2 Top Layer

On the bottom layer DRAIN1 and DRAIN2 pour are also required and it is recommended to have a larger pour than the DRAIN1 and DRAIN2 pads. The bottom layer will provide most of the heat dissipation and space should be reserved for the pours. The figure below shown the bottom layer routing for the DRAIN1 and DRAIN2 pads.






図 11-16. Figure 13. DRAIN1 and DRAIN2 Bottom Layer

### 11.11 USB2 Routing for ESD Protection and BC1.2

When routing the USB2 signals to the TPS65988 BC1.2 detection pins and the ESD protection to the TPS6S300 protection device, it is recommended to reduce the amount of excess trace to all of the pins. This will cause antennae and degrade signal integrity. The USB top/bottom signals are shorted together in this example and the same approach can be used if an external USB mux is used. There are several approaches that can be used to get optimal routing; "tap" the USB2 signals with vias that connect the TPS65988 pins, via up to the layer where the pins are located and continue to route on that layer, or a combination of both.

In this layout example, the D+/D- lines are routed to an internal layer from the connector. They are then via'd up to the pins on the devices. The figure below show the complete USB2 routing on SSTX1RX1, High Speed, and SSTX2RX2 layers.






図 11-17. Complete USB2 Routing

# 11.12 VBUS Routing

When higher current are required in the system and there are space constraints it is recommended to stack power planes to help carry the higher currents. These are mostly used at the Type-C connector where most of the room will be reserved for SSTX/RX, USB2, SBU, and CC signals. The table below summarizes the recommended widths for various VBUS currents.

表 11-3. Recommended Trace Width for VBUS Currents

VBUS CURRENT	TRACE WIDTH (0.5-oz COPPER)	TRACE WIDTH (1-oz COPPER)			
1.5 A	50 mil	30 mil			
3 A	100 mil	60 mil			
5 A	240 mil	120 mil			

The figures below show the SSTXRX1, Power1, Power2, and SSTXRX2 layers and the VBUS routing for the two ports.




図 11-18. VBUS Routing Top Layer






図 11-19. VBUS Routing Power 1







11-20. VBUS Routing Power 2 図 11-21. VBUS Routing Bottom Layer

### 11.13 Completed Layout

A dual port Type-C and PD system can easily be placed and routed in an area smaller than 1×2 inches allowing for Super Speed signals to be routed easily to the system. The figures below show the complete layout for all of the layers and 3D views of the PCB area.





図 11-26. SSTXRX2 Layer



# 11.14 Power Dissipation

The total power dissipation inside the TPS65988 should not cause the temperature of the power paths to exceed the maximum junction temperature of 150°C or the controller to exceed the maximum junction temperature to exceed 125°C.

# 12 Device and Documentation Support

### 12.1 Device Support

# 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.1.2 Firmware Warranty Disclaimer

IN ORDER FOR THE TPS6598X DEVICE TO FUNCTION IN ACCORDANCE WITH THIS SPECIFICATIONS, YOU WILL NEED TO DOWNLOAD THE LATEST VERSION OF THE FIRMWARE FOR THE DEVICE. IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, THEN THE DEVICE IS PROVIDED "AS IS" AND TI MAKES NO WARRANTY OR REPRESENTATION WHATSOEVER IN RESPECT OF SUCH DEVICE, AND DISCLAIMS ANY AND ALL WARRANTIES AND REPRESENTATIONS WITH RESPECT TO SUCH DEVICE. FURTHER, IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, TI WILL NOT BE LIABLE FOR AND SPECIFICALLY DISCLAIMS ANY DAMAGES, INCLUDING DIRECT DAMAGES, HOWEVER CAUSED, WHETHER ARISING UNDER CONTRACT, TORT, NEGLIGENCE, OR OTHER THEORY OF LIABILITY RELATING TO THE DEVICE, EVEN IF TI IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

USB Type-C® is a registered trademark of USB Implementers Forum.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS65988DHRSHR	NRND	Production	VQFN (RSH)   56	2500   LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-10 to 75	TPS65988 DH
TPS65988DHRSHR.A	NRND	Production	VQFN (RSH)   56	2500   LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-10 to 75	TPS65988 DH
TPS65988DHRSHR.B	NRND	Production	VQFN (RSH)   56	2500   LARGE T&R	-	Call TI	Call TI	-10 to 75	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Jan-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65988DHRSHR	VQFN	RSH	56	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2


# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jan-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS65988DHRSHR	VQFN	RSH	56	2500	367.0	367.0	38.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207513/D








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






# NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated