

Now



🤊 Tools &

Software





TPS65321A-Q1

JAJSE64-NOVEMBER 2017

# TPS65321A-Q1 Eco-mode™およびLDOレギュレータ搭載の36V降圧型コ ンバータ

Technical

Documents

#### 特長 1

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み
  - デバイス温度グレード 1: 動作時周囲温度 -40°C~+125°C
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC4B
- 1つの高VIN降圧型DC/DCコンバータ
  - 入力電圧範囲: 3.6V~36V
  - 250mΩのハイサイドMOSFET
  - 最大負荷電流3.2A、出力は1.1V~20Vの範囲で 可変
  - 可変スイッチング周波数: 100kHz~2.5MHz
  - 外部クロックに同期
  - パルス・スキッピングEco-mode™制御方式により、 軽負荷時に高い効率を実現
  - 動作時の最大静止電流: 140uA
  - リセット出力ピン(アクティブLOW、オープン・ドレイ ン
- 1つの高VIN低ドロップアウト(LDO)電圧レギュ レータ
  - 入力電圧範囲: 3V~36V
  - 無負荷条件で、標準35-µAの静止電流により 280mAの電流能力
  - 低いドロップアウト電圧: Io = 200mA時に300mV (標準値)
  - 両方のレギュレータの過電流保護
- 過熱保護

ΔĀ

14ピンHTSSOPパッケージと PowerPAD™集積回 路パッケージ

- 2 アプリケーション
- 車載用インフォテインメントおよびクラスタ •

22

- 先進運転支援システム(ADAS)
- 車載用テレマティクス、eCall •

# 3 概要

TPS65321A-Q1デバイスは、スイッチ・モード周波数が 100kHz~2.5MHzに変更可能な、高VIN DC-DC降圧型 コンバータ(バック・レギュレータと呼ばれます)と、高VIN 280mA低ドロップアウト(LDO)レギュレータを組み合わせ た製品です。入力電圧範囲は、バック・レギュレータは 3.6V~36V、LDOレギュレータは3V~36 Vです。 バック・レギュレータには、ハイサイドMOSFETと、アクティ ブLOW、オープン・ドレインのパワー・グッド出力ピン (nRST)が内蔵されています。LDOレギュレータは、無負 荷時の入力消費電流が標準値45µAと低く、MOSFET も内蔵されています。低電圧のトラッキング機能により、 TPS65321A-Q1はコールド・クランク状況で入力電源をト ラッキングできます。

このバック・レギュレータは、システムの要求に適応できる フレキシブルな設計です。外部ループ補償回路により、コ ンバータの応答を最適化し、適切な動作条件を実現でき ます。低リップルのパルス・スキップ・モードを使用すると、 無負荷時の入力消費電流を最大140µAに低減できます。


このデバイスには、ソフトスタート、電流制限、過剰な消費 電力による熱のセンシングとシャットダウンなどの保護機能 が組み込まれています。さらに、このデバイスには内部的 な低電圧誤動作防止(UVLO)機能があり、電源電圧が低 くなりすぎた場合はデバイスをオフにします。

制品情報(1)


	衣叩旧സ	
型番	パッケージ	本体サイズ(公称)
TPS65321A-Q1	HTSSOP (14)	5.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。

## 降圧効率と出力電流との関係



# 代表的なアプリケーションの回路図



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内 容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。 English Data Sheet: SLVSE55

# 目次

1	特長	:	1
2	アプ	リケーション	1
3	概要	<u>.</u>	1
4	改訂	「履歴	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	······································	
	6.4	Thermal Information	5
	6.5	Electrical Characteristics	
	6.6	Typical Characteristics	8
7	Deta	ailed Description	10
	7.1	Overview	10
	7.2	Functional Block Diagram	11
	7.3	Feature Description	11

	7.4	Device Functional Modes	21
8	Appl	lication and Implementation	<mark>22</mark>
	8.1	Application Information	22
	8.2	Typical Application	22
9	Pow	er Supply Recommendations	33
10	Layo	out	33
	10.1	Layout Guidelines	33
	10.2	Layout Example	34
11	デバ	イスおよびドキュメントのサポート	35
	11.1	ドキュメントのサポート	35
	11.2	ドキュメントの更新通知を受け取る方法	35
	11.3	コミュニティ・リソース	35
	11.4	商標	35
	11.5	静電気放電に関する注意事項	35
	11.6	Glossary	35
12	メカニ	ニカル、パッケージ、および注文情報	35

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2017年11月	*	初版




www.ti.com



www.ti.com

# 5 Pin Configuration and Functions



## **Pin Functions**

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
BOOT	1	0	A bootstrap capacitor is required between the BOOT and SW pins to supply the bias voltage for the integrated high-side MOSFET.
COMP	12	0	The COMP pin is the error-amplifier output of the buck regulator, and the input to the output switch-current comparator of the buck regulator. Connect frequency-compensation components to the COMP pin.
EN1	8	I	The EN1 pin is the enable and disable input for the buck regulator (high-voltage tolerant) and is internally pulled to ground. Pull this pin up externally to enable the buck regulator.
EN2	7	Ι	The EN2 pin is the enable and disable input for the LDO regulator (high-voltage tolerant) and is internally pulled to ground. Pull this pin up externally to enable the LDO regulator.
FB1	11	Ι	The FB1 pin is the feedback pin of the buck regulator. Connect an external resistive divider between the buck regulator output, the FB2 pin, and the GND pin to set the desired output voltage of the buck regulator.
FB2	5	I	The FB2 pin is the feedback pin of the LDO regulator. Connect an external resistive divider between the LDO_OUT pin, the FB2 pin, and the GND pin to set the desired output voltage of the LDO regulator.
GND	13	_	This pin is the ground pin.
LDO_OUT	4	0	This pin is the LDO regulator output.
nRST	6	0	The nRST pin is the active low, open drain reset output of the buck regulator. Connect this pin with an external bias voltage through an external resistor. This pin is asserted high after the buck regulator begins regulating.
RT/CLK	9	I	Connect this pin to an external resistor to ground to program the switching frequency of the buck regulator. An alternative option is to feed an external clock to provide a reference for the switching frequency of the buck regulator.
SS	10	I	Connect this pin to an external capacitor to ground which sets the soft-start time of the buck regulator.
SW	14	I	The SW pin is the source node of the internal high-side MOSFET of the buck regulator.
VIN	2		The VIN pin is the input supply pin for the internal biasing and high-side MOSFET of the buck regulator.
VIN_LDO	3		The VIN_LDO pin is the input supply pin for the LDO regulator.
Exposed PowerPAD		_	Electrically connect the PowerPAD to ground and solder to the ground plane of the PCB for thermal performance.

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
Cupply inputo	VIN	-0.3	40	- V
Supply inputs	VIN_LDO	-0.3	40	v
Control	EN1, EN2	-0.3	40	V
Control	EN1-VIN, EN2-VIN		1	V
	FB1	-0.3	3.6	V
	SW	-0.3 -2 V for 30 ns	40	V
	BOOT	-0.3	46	V
Buck converter	BOOT-SW		8	V
	COMP	-0.3	3.6	V
	SS	-0.3	3.6	V
	RT/CLK, SS	-0.3	3.6	V
	nRST	-0.3	7	V
	LDO_OUT	-0.3	7	V
LDO regulator	FB2	-0.3	7	V
Operating ambient te	mperature, T <sub>A</sub>	-40	125	°C
Operating junction te	mperature, T <sub>J</sub>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-55	165	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD</sub>	<sup>)</sup> Electrostatic discharge	Charged device model (CDM), per AEC 0100 011	All pins	±500	V
	alconargo	Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 7, 8, and 14)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



www.ti.com



#### www.ti.com

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply inputs	VIN	3.6	36	V
Supply inputs	VIN_LDO	3	36	v
	BOOT	3.6	42	
	SW1	-1	36	
	FB1	0	0.8	
Buck regulator	SS	0	3	V
	COMP	0	3	
	RT/CLK	0	3	
	nRST	0	5.25	
	LDO_OUT	1.1	5.5	N/
LDO regulator	FB2	0	0.8	V
Control	EN1	0	36	V
	EN2	0	36	v
Temperature	Operating junction temperature range, T <sub>J</sub>	-40	150	°C

## 6.4 Thermal Information

		TPS65321A-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	33.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.4	°C/W
ΨJT	Junction-to-top characterization parameter	1.6	°C/W
Ψјв	Junction-to-board characterization parameter	25.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics

 $V_I = 6 V$  to 27 V, EN1 = EN2 =  $V_I$ , over-operating free-air temperature range  $T_A = -40^{\circ}$ C to 125°C and maximum operating junction temperature  $T_J = -150^{\circ}$ C, unless otherwise noted.  $V_I$  is the voltage on the battery-supply pins, VIN and VIN\_LDO.

-	PARAMETER	nerwise noted. V <sub>I</sub> is the voltage on the b TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIN (INPUT	POWER SUPPLY)					
	Operating input voltage	Normal mode, after initial start-up	3.6	12	36	V
	Shutdown supply current	V <sub>(EN1)</sub> = V <sub>(EN2)</sub> = 0 V, 25°C		2	7	μA
	Initial start-up voltage		6		36	V
ENABLE AN	ID UVLO (EN1 AND EN2 PINS)	· · · · · ·				
	Enable low level				0.7	V
	Enable high level		2.5			V
V <sub>(VIN)(f)</sub>	Internal UVLO falling threshold	Ramp V <sub>(VIN)</sub> down until output turns OFF	1.8	2.6	3	V
V <sub>(VIN)(r)</sub>	Internal UVLO rising threshold	Ramp V <sub>(VIN)</sub> up until output turns ON	2.2	2.8	3.2	V
BUCK REGI	JLATOR					
I <sub>(Qon)</sub>	Operating: non-switching supply	Measured at the VIN pin V <sub>(FB1)</sub> = 0.83 V, V <sub>(VIN)</sub> = 12 V, 25°C		110	140	μA
	Output capacitance	ESR = 0.001 $\Omega$ to 0.1 $\Omega$ , large output capacitance may be required for load transient	10			μF
V <sub>(ref1)</sub>	Voltage reference for FB1 pin	Buck regulator output: 1.1 V to 20 V. Buck regulator in Continuous Conducting Mode without Pulse-Skipping	0.788	0.8	0.812	V
	DC output voltage accuracy	Includes voltage references, DC load and line regulation, process and temperature	-2		2	%
DC <sub>(LDR)</sub>	DC Load regulation, $\Delta V_{OUT} / V_{OUT}$	I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>		0.5		%
T <sub>(LDSR)</sub>	Transient load step response	$V_{(VIN)} = 12V, I_{OUT} = 200 \text{ mA to } 3A, T_R = T_F = 1 \ \mu s$ , Buck Output Voltage = 5V, $f_S = 2 \text{ MHz}$		5		%
BUCK REG	JLATOR: HIGH-SIDE MOSFET	· · · · · ·				
r <sub>(DS(on)</sub> HS FET)	On-resistance	V <sub>(VIN)</sub> = 12 V, V <sub>(SW)</sub> = 6 V		127	250	mΩ
t <sub>on</sub> min	Minimum on-time	f <sub>S</sub> = 2.5 MHz		115		ns
BUCK REGU	JLATOR: CURRENT-LIMIT					
	Current-limit threshold	$V_{(VIN)} = 12 V, T_J = 25^{\circ}C$	4	6		А
BUCK REGU	JLATOR: TIMING RESISTOR AND	EXTERNAL CLOCK (RT/CLK PIN)				
		Under RT mode	100		2500	kHz
fs	Switching-frequency range	Under fixed-frequency PWM mode, with 200 $k\Omega$ connected between RT/CLK and GND pins	523	585	640	kHz
		Under CLK mode	300		2200	kHz
	Minimum CLK input pulse width	Measures at CLK input = 2.2 MHz		30		ns
RT/CLK	High threshold			1.9	2.2	V
RT/CLK	Low threshold		0.5	0.7		V
RT/CLK	Falling edge to SW rising edge delay	Measured at 500 kHz with external clock connected to RT/CLK pin		60		ns
PLL	Lock-in time	Measured at 500 kHz		100		μS
BUCK REGI	JLATOR: INTERNAL SOFT START	TIMER				
	Soft start Din Discharge Current	V <sub>(SS)</sub> = 1 V, EN1=0, T <sub>A</sub> = 25°C	50		400	μA
IDischarge(SS)	Soft-start Pin Discharge Current	V <sub>(SS)</sub> = 1 V, EN1=0, T <sub>A</sub> = 125°C	33		400	μA
LDO REGUL	ATOR					
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_{(VIN\_LDO)} = 6 V \text{ to } 30 V,$ $I_{(LDO\_OUT)} = 10 \text{ mA},$ $V_{(LDO\_OUT)} = 3.3 V$			20	mV






# **Electrical Characteristics (continued)**


 $V_1 = 6$  V to 27 V, EN1 = EN2 =  $V_1$ , over-operating free-air temperature range  $T_A = -40^{\circ}$ C to 125°C and maximum operating junction temperature  $T_J = -150^{\circ}$ C, unless otherwise noted.  $V_1$  is the voltage on the battery-supply pins, VIN and VIN\_LDO.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{O(\Delta IL)}$	Load regulation	$\begin{split} I_{(LDO\_OUT)} &= 10 \text{ mA to } 200 \text{ mA}, \\ V_{(VIN\_LDO)} &= 12 \text{ V}, \\ V_{(LDO\_OUT)} &= 3.3 \text{ V} \end{split}$			35	mV
V <sub>DROPOUT</sub>	Dropout voltage (V <sub>(VIN_LDO)</sub> – V <sub>(LDO_OUT)</sub> )	I <sub>(LDO_OUT)</sub> = 200 mA		300	450	mV
I <sub>(LDO_OUT)</sub>	Output current	$V_{(LDO_OUT)}$ in regulation, $V_{(VIN)} \ge 4V$			280	mA
V <sub>I(VIN_LDO)</sub>	Operating input voltage on VIN_LDO pin	$V_{(LDO\_OUT)}$ in regulation	3		36	V
V <sub>(ref2)</sub>	Voltage reference at FB2 pin	V <sub>(LDO_OUT)</sub> = 1.1 V to 5.5 V	0.788	0.8	0.812	V
I <sub>CL(LDO_OUT)</sub>	Output current-limit	$V_{(LDO_OUT)} = 0 V$ (the LDO_OUT pin is shorted to ground)	280		1000	mA
I <sub>Q(LDO)</sub>	Quiescent current	$ \begin{array}{l} V(VIN) = 12 \ V \\ Measured \ at \ VIN \ pin \\ V_{(EN1)} = 0 \ V, \ V_{(EN2)} = 5 \ V, \ I_{(LDO\_OUT)} = \\ 0.01 \ mA \ to \ 0.75 \ mA \end{array} $		35	50	μA
PSRR	Power supply ripple rejection			60		dB
				30		dB
C <sub>(LDO_OUT)</sub>	Output capacitor	ESR = 0.001 Ω to 100 mΩ, large output capacitance may be required for load transient $V_{(LDO OUT)} \ge 3.3 V$	1		40	μF
C <sub>(LDO_OUT)</sub>	Output capacitor	ESR = 0.001 Ω to 100 mΩ, large output capacitance may be required for load transient 1.2 V ≤ V <sub>(LDO_OUT)</sub> < 3.3 V	20		40	μF
BUCK REG	ULATOR: RESET (nRST Pin)					
	RESET threshold	V <sub>(FB1)</sub> decreasing	85%	90%	95%	
V <sub>OL</sub>	Output low	nRST pin asserted low due to falling $V_{(FB1)}$ , < 1-mA sinking current into nRST pin	0	0.045	0.4	V
	Filter time	Delay before asserting nRST low	7	14	21	μS
OVER TEMP	PERATURE PROTECTION					
T <sub>SD</sub>	Thermal-shutdown trip point			175		°C
T <sub>hys</sub>	Hysteresis			10		٥C

#### TPS65321A-Q1 JAJSE64-NOVEMBER 2017

8






www.tij.co.jp



# Typical Characteristics (continued)





# 7 Detailed Description

## 7.1 Overview

The TPS65321A-Q1 device is a 36-V, 3.2-A, DC-DC step-down converter (also referred to as a buck regulator) with a 280-mA low-dropout (LDO) linear regulator. Both of these regulators have low quiescent consumption during a light load to prolong battery life.

The buck regulator improves performance during line and load transients by implementing a constant-frequency and current-mode control (CCM) that reduces output capacitance which simplifies external frequency-compensation design. The wide switching frequency of 100 kHz to 2500 kHz allows for efficiency and size optimization when selecting the output-filter components. The switching frequency is adjusted by using a resistor to ground on the RT/CLK pin. The buck regulator has an internal phase-locked loop (PLL) on the RT/CLK pin that synchronizes the power-switch turnon to the falling edge of an external system clock.


The TPS65321A-Q1 device reduces the external component count by integrating the boot recharge diode. A capacitor between the BOOT pin and the SW pin supplies the bias voltage for the integrated high-side MOSFET. The TPS65321A-Q1 device can operate at high duty cycles under the dropout mode operation. The output voltage can step-down to as low as the 0.8-V reference. The soft start minimizes inrush currents and provides power-supply sequencing during power up. Connect a small-value capacitor to the pin to adjust the soft-start time. For critical power-supply sequencing requirements couple a resistor divider to the pin.

The LDO regulator consumes only about a 35-µA current in light load. The LDO regulator also tracks the battery when the battery voltage is low (in a cold-crank condition).

The buck regulator of the TPS65321A-Q1 device has a power-good open-drain output (nRST) that asserts low when the regulated output voltage is less than 90% (typical) of the nominal output voltage.



# 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 Buck Regulator

#### 7.3.1.1 Fixed-Frequency PWM Control

The TPS65321A-Q1 buck regulator uses an adjustable, fixed-frequency peak current-mode control. An internal voltage reference compares the output voltage through external resistors on the FB1 pin to an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The device compares the error amplifier output to the high-side power-switch current. When the power-switch current reaches the level set by the COMP voltage, the power switch turns off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the COMP pin voltage to a maximum level.

# 7.3.1.2 Slope Compensation Output

The TPS65321A-Q1 buck regulator adds a compensating ramp to the switch-current signal. This slope compensation prevents sub-harmonic oscillations. The available peak-inductor current remains constant over the full duty-cycle range.



## **Feature Description (continued)**

#### 7.3.1.3 Pulse-Skip Eco-mode<sup>™</sup> Control Scheme

The TPS65321A-Q1 buck regulator operates in a pulse-skip mode at light load currents to improve efficiency by reducing switching and gate-drive losses. The design of the TPS65321A-Q1 buck regulator is such that if the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse-skipping-current threshold, the buck regulator enters pulse-skip mode. This current threshold is the current level corresponding to a nominal COMP voltage, or 720 mV. The current at which entry to the pulse-skip mode occurs depends on switching frequency, inductor selection, output-capacitor selection, and compensation network.

In pulse-skip mode, the buck regulator clamps the COMP pin voltage at 720 mV, inhibiting the high-side MOSFET. Further decreases in load current or in output voltage cannot drive the COMP pin below this clamp-voltage level. Because the buck regulator is not switching, the output voltage begins to decay. As the voltage-control loop compensates for the falling output voltage, the COMP pin voltage begins to rise. At this time, the high-side MOSFET turns on and a switching pulse initiates on the next switching cycle. The peak current is set by the COMP pin voltage. The output current recharges the output capacitor to the nominal voltage, then the peak switch current begins to decrease, and eventually falls below the pulse-skip-mode threshold, at which time the buck regulator enters Eco-mode again.

For pulse-skip-mode operation, the TPS65321A-Q1 buck regulator senses the peak current, not the average or load current. Therefore, the load current where the buck regulator enters pulse-skip mode is dependent on the output inductor value. When the load current is low and the output voltage is within regulation, the buck regulator enters a sleep mode and draws only 140-µA input quiescent current. The internal PLL remains operating when the buck regulator is in sleep mode.

## 7.3.1.4 Dropout Mode Operation and Bootstrap Voltage (BOOT)

The TPS65321A-Q1 buck regulator has an integrated boot regulator and requires a small ceramic capacitor between the BOOT pin and the SW pin to provide the gate-drive voltage for the high-side MOSFET. The BOOT capacitor recharges when the high-side MOSFET is off and the low-side diode conducts. The value of this ceramic capacitor must be 0.1  $\mu$ F. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric and a voltage rating of 10 V or higher because of the stable characteristics over temperature and over voltage.

To improve drop out, the high-side MOSFET of the TPS65321A-Q1 buck regulator remains on for 7 consecutive switching cycles, and is forced off during the 8th switching cycle to allow the low-side diode to conduct and refresh the charge on the BOOT capacitor. Because the current supplied by the BOOT capacitor is low, the high-side MOSFET can remain on before it is required to refresh the BOOT capacitor. The effective duty cycle of the switching regulator under this operation can be higher than the fixed-frequency PWM operation through skipping switching cycles.

#### 7.3.1.5 Error Amplifier

The buck converter of the TPS65321A-Q1 buck regulator has a transconductance amplifier acting as the error amplifier. The error amplifier compares the FB1 voltage to the lower of the internal soft-start (SS) voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 310  $\mu$ S during normal operation. During the soft-start operation, the transconductance is a fraction of the normal operating gm. When the voltage of the voltage on the FB1 pin is below 0.8 V and the buck regulator is regulating using an internal SS voltage, the gm is 70  $\mu$ S. For frequency compensation, external compensation components (capacitor with series resistor and an optional parallel capacitor) must be connected between the COMP pin and the GND pin.

#### 7.3.1.6 Voltage Reference

The voltage reference system produces a precise  $\pm 2\%$  voltage reference over temperature by scaling the output of a temperature stable band-gap circuit.

#### 7.3.1.7 Adjusting the Output Voltage

A resistor divider from the output node to the FB1 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with 10 k $\Omega$  for the R2 resistor and use  $\pm$  1 to calculate R1. To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the FB1 input current are noticeable.



### Feature Description (continued)

$$R1 = R2 \times \frac{V_0 - 0.8 (V)}{0.8 (V)}$$

where

V<sub>O</sub> = buck regulator output voltage

### 7.3.1.8 Soft-Start Pin (SS)

The TPS65321A-Q1 buck regulator regulates the output voltage by referencing the lower of either the internal voltage reference or the SS pin voltage. A capacitor on the SS pin to ground implements a soft-start time. The TPS65321A-Q1 buck regulator has an internal pullup current source of 2  $\mu$ A that charges the external soft-start capacitor.  $\vec{x}$  2 shows the calculations for the soft-start time (10% to 90%). The voltage reference (V<sub>ref</sub>) is 0.8 V and the soft-start current (I<sub>ss</sub>) is 2  $\mu$ A. The soft-start capacitor must remain lower than 10 nF and greater than 1 nF.

$$C_{ss} (nF) = \frac{t_{ss} (ms) \times I_{ss} (\mu A)}{V_{ref} (V) \times 0.8}$$

where

- The voltage reference (V<sub>ref</sub>) is 0.8 V.
- The soft-start current ( $I_{SS}$ ) is 2  $\mu$ A.

(2)

(1)

To secure a smooth power up with effective soft-start, the delay between a shutdown event and a consecutive power-up event (such as recovering from a UVLO event or from a thermal shutdown event) must be long enough to allow a complete discharge of the soft-start capacitor. The soft-start capacitor is discharged through an internal FET when the buck is disabled (EN1 = low). Because the FET has a finite resistance, a minimum disable time is required to allow discharge of the capacitor. In either case, the buck must be disabled for at least 100  $\mu$ s. For soft-start capacitance with values higher than 1.5 nF, the discharge time of the capacitor increases linearly as shown in  $\mathbb{Z}$  8.




図 8. Soft-Start Capacitance Value versus Discharge Time

#### 7.3.1.9 Reset Output, nRST

The nRST pin pf the TPS65321A-Q1 is a open-drain output between the nRST pin and the GND pin. The poweron-reset output asserts low until the output voltage on the FB1 pin exceeds the setting thresholds (91%) and the deglitch timer has expired. Additionally, whenever the EN1 pin is low or open, nRST immediately asserts low regardless of the output voltage. If a thermal shutdown occurs because of excessive thermal conditions, this pin also asserts low. When the nRST is released (not asserted low) an external resistor connected to any external bias voltage pulls up this nRST pin.



## Feature Description (continued)

## 7.3.1.10 Overload-Recovery Circuit

The TPS65321A-Q1 buck regulator has an overload recovery (OLR) circuit. The OLR circuit soft-starts the output from the overload voltage to the nominal regulation voltage on removal of the fault condition. The OLR circuit discharges the SS pin to a voltage slightly greater than the FB1 pin voltage using an internal pulldown of 382  $\mu$ A when the error amplifier changes to a high voltage from a fault condition. On removal of the fault condition, the output soft starts from the fault voltage to nominal output voltage.

## 7.3.1.11 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS65321A-Q1 buck regulator is adjustable over a wide range from approximately 100 kHz to 2500 kHz by placing a resistor on the RT/CLK pin. The RT/CLK pin voltage is 0.5 V (typical) and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use  $\vec{x}$  3 or the curves in  $\vec{x}$  2. To reduce the solution size, the user typically sets the switching frequency as high as possible. However, consider tradeoffs of the supply efficiency, maximum input voltage, and minimum controllable on-time. The minimum controllable on-time is 100 ns (typical) and limits the maximum operating input voltage. The frequency-shift circuit also limits the maximum switching frequency. The following sections discuss more details of the maximum switching frequency.

$$R_{\rm T} (k\Omega) = \frac{206033}{f_{\rm S}^{1.0888} (\rm kHz)}$$

(3)

## 7.3.1.12 Overcurrent Protection and Frequency Shift

The TPS65321A-Q1 buck regulator implements current-mode control, which uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and COMP pin voltage are compared. When the peak-switch current intersects the COMP voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. Internal clamping of the error-amplifier output functions as a switch current-limit.

The TPS65321A-Q1 buck regulator also implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on the FB1 pin. During short-circuit events (particularly with high-input-voltage applications), the control loop has a finite minimum controllable on-time, and the output has a low voltage. During the switch on-time, the inductor current ramps to the peak current-limit because of the high input voltage and minimum on-time. During the switch off-time, the inductor typically does not have enough off-time and output voltage for the inductor to ramp down by the ramp-up amount. The frequency shift effectively increases the off-time which allows the current to ramp down.

#### 7.3.1.13 Selecting the Switching Frequency

The switching frequency that is selected must be the lower value of the two equations,  $\pm 4$  and  $\pm 5$ .  $\pm 4$  is the maximum switching-frequency limitation set by the minimum controllable on-time. Setting the switching frequency above this value causes the regulator to skip switching pulses. The device maintains regulation, but pulse-skipping leads to high inductor current and a significant increase in output ripple voltage.

Use  $\pm 5$  to calculate the maximum switching frequency limit set by the frequency-shift protection. For adequate output short-circuit protection at high input voltages, set the switching frequency to a value less than the  $f_{\rm S}$ (maxshift) frequency. In  $\pm 5$ , to calculate the maximum switching frequency one must take into account that the output voltage decreases from the nominal voltage to 0 volts, and the  $f_{\rm div}$  integer increases from 1 to 8 corresponding to the frequency shift.

$$f_{S}(\text{max skip}) = \left(\frac{1}{t_{\text{on}}}\right) \times \left(\frac{(I_{L} \times R_{\text{dc}} + V_{O} + V_{d})}{(V_{I} - I_{L} \times R_{\text{hs}} + V_{d})}\right)$$

where

- $I_L$  = inductor current
- R<sub>dc</sub> = inductor resistance
- V<sub>I</sub> = maximum input voltage
- V<sub>o</sub> = buck regulator output voltage



#### Feature Description (continued)


- V<sub>d</sub> = diode voltage drop
- $R_{hs} = FET$  on resistance (127 m $\Omega$ , trypical)
- t<sub>on</sub> = controllable on-time (100 ns, typical)

$$f_{S}(\text{shift}) = \left(\frac{f_{\text{div}}}{t_{\text{on}}}\right) \times \left(\frac{(I_{L} \times R_{\text{dc}} + V_{O(SC)} + V_{\text{d}})}{(V_{\text{l}} - I_{L} \times R_{\text{hs}} + V_{\text{d}})}\right)$$

where

- V<sub>O(SC)</sub> = buck regulator output voltage during short-circuit condition
- $f_{div}$  = frequency divide factor (equals 1, 2, 4 or 8)

In  $\boxtimes$  9 the solid line illustrates a typical safe operating area regarding frequency shift and assumes the output voltage is 0 V, the resistance of the inductor is 0.13  $\Omega$ , the FET on-resistance is 0.127  $\Omega$ , and the diode voltage drop is 0.5 V. The dashed line is the maximum switching frequency to avoid pulse skipping.



$$V_0 = 3.3 V$$
  $I_L = 1 A$ 

図 9. Maximum Switching Frequency Versus Input Voltage

#### 7.3.1.14 How to Interface to RT/CLK Pin

The RT/CLK pin synchronizes the buck regulator to an external system clock. To implement the synchronization feature, connect a square wave to the RT/CLK pin through the circuit network shown in 2 10. The square-wave amplitude must transition lower than 0.5 V and higher than 2.2 V on the RT/CLK pin and must have an on-time greater than 40 ns and an off-time greater than 40 ns. The synchronization frequency range is 300 kHz to 2200 kHz. The rising edge of the SW pin synchronizes with the falling edge of the RT/CLK pin signal. Design the external synchronization circuit in such a way that the device has the default frequency-set resistor connected from the RT/CLK pin to ground if the synchronization signal turns off. TI recommends using a frequency-set resistor connected as shown in  $\boxtimes$  10 through a 50- $\Omega$  resistor to ground. The resistor must set the switching frequency close to the external CLK frequency. TI also recommends AC-coupling the synchronization signal through a 10-pF ceramic capacitor to the RT/CLK pin and a 4-k $\Omega$  series resistor. The series resistor reduces SW itter in heavy-load applications when synchronizing to an external clock, and in applications that transition from synchronizing to RT mode. The first time CLK is pulled above the CLK threshold, the device switches from the RT resistor frequency to PLL mode. Along with the resulting removal of the internal 0.5-V voltage source, the CLK pin becomes high-impedance as the PLL starts to lock onto the external signal. Because there is a PLL on the buck regulator, the switching frequency can be higher or lower than the frequency set with the external resistor. The buck regulator transitions from the resistor mode to the PLL mode and then increases or decreases the switching frequency until the PLL locks onto the CLK frequency within 100 ms.

(5)

(4)

15



## Feature Description (continued)

When the buck regulator transitions from the PLL mode to the resistor mode, the switching frequency slows down from the CLK frequency to 150 kHz, then reapplies the 0.5-V voltage. The resistor then sets the switching frequency. The switching-frequency divisor changes to 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on the FB1 pin. The buck regulator implements a digital frequency shift to enable synchronizing to an external clock during standard start-up and fault conditions.




図 10. Synchronizing to a System Clock

## 7.3.1.15 Overvoltage Transient Protection

The TPS65321A-Q1 buck regulator incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power-supply designs with low-value output capacitance. For example, with the buck regulator output overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB1 pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier responds by clamping the error amplifier output to a high voltage, thus requesting the maximum output current. On removal of the condition, the buck regulator output rises and the error-amplifier output transitions to the steady-state duty cycle. In some applications, the buck regulator output overshoot. The OVTP feature minimizes the output overshoot when using a low-value output capacitor by implementing a circuit to compare the FB1-pin voltage to the OVTP threshold (which is 109% of the internal voltage reference). The FB1 pin voltage exceeding the OVTP threshold disables the high-side MOSFET, preventing current from flowing to the output and minimizing output overshoot. The FB1 voltage dropping lower than the OVTP threshold allows the high-side MOSFET to turn on at the next clock cycle.

#### 7.3.1.16 Small-Signal Model for Loop Response

⊠ 11 shows an equivalent model for the buck-regulator control loop which can be modeled in a circuit-simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm<sub>ea</sub> of 310  $\mu$ S. Model the error amplifier using an ideal voltage-controlled current source. Resistor, R<sub>0</sub>, and capacitor, C<sub>0</sub>, model the open-loop gain and frequency response of the amplifier. The 1-mV AC-voltage source between nodes *a* and *b* effectively breaks the control loop for the frequency-response measurements. Plotting *c* versus *a* shows the small-signal response of the frequency compensation. Plotting *a* versus *b* shows the small-signal response of the overall loop. Check the dynamic loop response by replacing R<sub>L</sub> with a current source that has the appropriate load-step amplitude and step rate in a time-domain analysis. This equivalent model is only valid for continuous-conduction-mode designs.



## **Feature Description (continued)**




図 11. Small-Signal Model for Loop Response


#### 7.3.1.17 Simple Small-Signal Model for Peak-Current Mode Control

⊠ 12 shows a simple small-signal model that can be used to understand how to design the frequency compensation. A voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor can approximate the TPS65321A-Q1 buck regulator power stage.  $\pm$  6 shows the control-to-output transfer function, which consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in switch current divided by the change in COMP pin voltage (node *c* in ⊠ 11) is the power-stage transconductance. The gm<sub>ps</sub> for the TPS65321A-Q1 buck regulator power-stage is 10.5 A/V. Use  $\pm$  7 to calculate the low-frequency gain of the power stage which is the product of the transconductance and the load resistance.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load seems problematic at first, but the dominant pole moves with the load current (see  $\pm$  8). The dashed line in the right half of 🛛 12 highlights the combined effect. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes designing the frequency compensation easier. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high-ESR aluminum-electrolytic capacitors can reduce the number of frequency-compensation components required to stabilize the overall loop because the phase margin increases from the ESR zero at the lower frequencies (see  $\pm$  9).



# Feature Description (continued)



## 2 12. Simple Small-Signal Model and Frequency Response for Peak-Current Mode

$\frac{V_{O}}{V_{I}} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z}}\right)}{\left(1 + \frac{s}{2\pi \times f_{Z}}\right)}$	
$V_{\rm C} = \frac{V_{\rm dc}}{\left(1 + \frac{s}{2\pi \times f_{\rm P}}\right)}$	(6)
$A_{dc} = gm_{ps} \times R_L$	(7)
$f_{-} = \frac{1}{1}$	

$$J_{P_mod} = \frac{1}{2\pi \times R_L \times C_O}$$

$$f_{Z_mod} = \frac{1}{2\pi \times R_{ESR} \times C_O}$$
(8)
(9)


## 7.3.1.18 Small-Signal Model for Frequency Compensation

The buck regulator of the TPS65321A-Q1 device uses a transconductance amplifier as the error amplifier.  $\boxtimes$  13 shows compensation circuits. Implementation of Type 2 circuits is most likely in high-bandwidth power-supply designs. The purpose of loop compensation is to ensure stable operation while maximizing dynamic performance. Use of the Type 1 circuit is with power-supply designs that have high-ESR aluminum electrolytic or tantalum capacitors.  $\ddagger$  10 and  $\ddagger$  11 show how to relate the frequency response of the amplifier to the small-signal model in  $\boxtimes$  13. Modeling of the open-loop gain and bandwidth uses R<sub>0</sub> and C<sub>0</sub> shown in  $\boxtimes$  13. See the *Typical Application* section for a design example with a Type 2A network that has a low-ESR output capacitor. For stability purposes, the target must have a loop-gain slope that is -20 dB/decade at the crossover frequency. Also, the crossover frequency must not exceed one-fifth of the switching frequency (120 kHz in the case of a 600-kHz switching frequency).


For dynamic purposes, the higher the bandwidth, the faster the load-transient response. A large DC gain means high DC-regulation accuracy (DC voltage changes little with load or line variations). To achieve this loop gain, set the compensation components according to the shape of the control-output bode plot.



# Feature Description (continued)



# 図 13. Types of Frequency Compensation



## 図 14. Frequency Response of the Type 2 Frequency Compensation

$$R_{O_{ea}} = \frac{A_{ol} (V/V)}{gm_{ea}}$$

$$C_{O_{ea}} = \frac{gm_{ea}}{2}$$
(10)

$$P0 = \frac{1}{1}$$
(11)

$$C = \frac{1}{2\pi \times R_{O_{ea}} \times C_{O_{ea}}}$$
(12)

$$EA = A0 \times \frac{\left(1 + \frac{2}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{2}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{2}{2\pi \times f_{P2}}\right)}$$

$$A0 = gm_{ea} \times R_{O, ea} \times \frac{R2}{\pi \times \pi^{-2}}$$
(13)

$$A0 = gm_{ea} \times R_{O_ea} \times \frac{R_{I+R_2}}{R_{I+R_2}}$$
(14)

Texas Instruments

www.tij.co.jp

## Feature Description (continued)

$$A1 = gm_{ea} \times R_{O_ea} \parallel R3 \times \frac{R2}{R1 + R2}$$
(15)  

$$P1 = \frac{1}{2\pi \times R_{O_ea} \times C1}$$
(16)  

$$Z1 = \frac{1}{2\pi \times R3 \times C1}$$
(17)  

$$P2 = \frac{1}{2\pi \times R3 \times C2}$$
Type 2A (18)

$$P2 = \frac{1}{2\pi \times R3 \times C_{O_{ea}}} \qquad \text{Type 2B}$$
(19)

$$P2 = \frac{1}{2\pi \times R_{O_{ea}} \times C2} \qquad \text{Type 1}$$
(20)


## 7.3.2 LDO Regulator

The LDO regulator on the TPS65321A-Q1 device can be used to supply low power consumption rails. The quiescent current in standby mode is about 35 µA under typical operating condition.

The LDO regulator require both supplies from VIN and VIN\_LDO to function. The current capability of the LDO regulator is 280 mA under the full VIN\_LDO input range, while  $V_{(VIN)} \ge 4$  V. When VIN becomes less than 4 V, the current capability of the LDO regulator decreases.

#### 7.3.2.1 Charge-Pump Operation

The LDO regulator has an internal charge-pump that turns on or off depending on the input voltage. The chargepump switching circuitry does not cause conducted emissions to exceed required thresholds on the input voltage line. The charge-pump switching thresholds are hysteretic. 🛛 15 shows the typical switching thresholds for the charge pump.



☑ 15. Charge-Pump Switching Thresholds

	CHARGE PUMP ON	CHARGE PUMP OFF
LDO I <sub>Q</sub>	300-µA	35 µA

## 7.3.2.2 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a drop out voltage ( $V_{DROPOUT}$ ). This feature allows for a smaller input capacitor and can possibly eliminate the need to use a boost convertor during cold-crank conditions.



#### 7.3.2.3 Adjusting the Output Voltage

A resistor divider from the output node to the FB2 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Referring to the schematics in 🛛 16, begin with 10 k $\Omega$  as the selected value for the R6 resistor and use  $\pm$  21 to calculate the value of the R5 resistor.

$$R5 = R6 \times \frac{V_{(LDO_OUT)} - 0.8 (V)}{0.8 (V)}$$
(21)

To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the FB2 input current are noticeable.

#### 7.3.3 Thermal Shutdown

The device implements an internal thermal shutdown as protection if the junction temperature exceeds 170°C (typical). The thermal shutdown forces the buck regulator to stop switching and disables the LDO regulator when the junction temperature exceeds the thermal trip threshold. Once the junction temperature decreases below 160°C (typical), the device re-initiates the power-up sequence.

#### 7.3.4 Enable and Undervoltage Lockout

The TPS65321A-Q1 device enable pins (EN1 and EN2) are high-voltage-tolerant input pins with an internal pulldown circuit. A high input activates the device and turns on the regulators.

The TPS65321A-Q1 device has an internal UVLO circuit to shut down the output if the input voltage falls below an internally-fixed UVLO-falling threshold level. This UVLO circuit ensures that both regulators are not latched into an unknown state during low-input-voltage conditions. The regulators power up when the input voltage exceeds the UVLO-rising threshold level.

## 7.4 Device Functional Modes

The device has two hardware-enable pins as listed in  $\frac{1}{8}$  2. The EN1 pin enables and disables the buck regulator, and the EN2 pin enables and disables the LDO regulator.

BUCK REGULATOR	LDO REGULATOR	DESCRIPTION			
EN1	EN2				
0	0	Both the buck regulator and the LDO regulator are disabled.			
0	1	e buck regulator is disabled. The LDO regulator is enabled.			
1	0	The buck regulator is enabled and the LDO regulator is disabled.			
1	1	Both the buck regulator and the LDO regulator are enabled.			

#### 表 2. Device Operation Modes

# 8 Application and Implementation

#### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information


The TPS65321A-Q1 buck regulator operates with a supply voltage of 3.6 V to 36 V. The TPS65321A-Q1 LDO regulator operates with a supply voltage of 3 V to 36 V V. To reduce power dissipation, TI recommends to use the output voltage of the buck regulator as the input supply for the LDO regulator. To use the output voltage of the buck regulator in this way, the selected buck-regulator output voltage must be higher than the selected LDO-regulator output voltage.

To optimize the switching performance (such as low jitter) in automotive applications with input voltages that have wide ranges, TI recommends to operate the device at higher frequencies, such as 2 MHz, which also helps achieve AM-band compliance requirements (that extends until 1.7 MHz).

## 8.2 Typical Application

# 8.2.1 2-MHzSwitching Frequency, 9-V to 16-V Input, 3.3-V Output Buck Regulator, 5-V Output LDO Regulator

This example details the design of a high-frequency switching regulator and linear regulator using ceramic output capacitors.



Copyright © 2017, Texas Instruments Incorporated

図 16. TPS65321A-Q1 Design Example With 2-MHz Switching Frequency

## **Typical Application (continued)**

## 8.2.1.1 Design Requirements

A few parameters must be known to begin the design process. The determination of these parameters is typically at the system level. This example begins with the parameters listed in  $\frac{1}{5}$  3.

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage, VIN1	6 V to 36 V, nominal 12 V	
Output voltage, VREG1 (buck regulator)	3.3 V ± 2%	
Maximum output current, IO_max1	3 A	
Minimum output current, I <sub>O_min1</sub>	0.01 A	
Transient response, 0.01 A to 0.8 A	3%	
Output ripple voltage	1%	
Switching frequency, $f_{SW}$	2 MHz	
Input voltage, VIN_LDO	6 V to 36 V, nominal 12 V	
Output voltage, VREG2 (LDO regulator)	5 V ± 2%	

表 3. Design Requirem	ents
----------------------	------

## 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Switching Frequency Selection for the Buck Regulator

The first step is to decide on a switching frequency for the regulator. Typically, the user selects the highest switching frequency possible because this produces the smallest solution size. The high switching frequency allows for lower-valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The selectable switching frequency is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage, and the frequency-shift limitation.

Consider minimum on-time and frequency-shift protection as calculated with  $\vec{x}$  4 and  $\vec{x}$  5. To find the maximum switching frequency for the regulator, select the lower value of the two results. Switching frequencies higher than these values result in pulse skipping or the lack of overcurrent protection during a short circuit. The typical minimum on-time, t<sub>ON-min</sub>, is 100 ns for the TPS65321A-Q1 device. For this example, where the output voltage is 3.3 V and the maximum input voltage is 36 V, use a switching frequency of 2200 kHz. Use  $\vec{x}$  3 to calculate the timing resistance for a given switching frequency. The R4 resistor sets the switching frequency. A 2-MHz switching frequency requires a 47-k $\Omega$  resistor (see R4 in  $\underline{X}$  16).

#### 8.2.1.2.2 Output Inductor Selection for the Buck Regulator

Use  $\vec{x}$  22 to calculate the minimum value of the output inductor. The output capacitor filters the inductor ripple current. Therefore, selecting high inductor-ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines can be used to select this value. K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

$$L_{O}\min = \frac{V_{I}\max - V_{O}}{I_{O} \times K_{IND}} \times \frac{V_{O}}{V_{I}\max \times f_{S}}$$
(22)

For designs using low-ESR output capacitors such as ceramics, use a value as high as  $K_{IND} = 0.3$ . When using higher-ESR output capacitors,  $K_{IND} = 0.2$  yields better results. In a wide-input voltage regulator, selecting an inductor ripple current on the larger side is best because it allows the inductor to still have a measurable ripple current with the input voltage at a minimum.

#### TPS65321A-Q1 JAJSE64-NOVEMBER 2017

TEXAS INSTRUMENTS

www.tij.co.jp

For this design example, use  $K_{IND} = 0.2$  and the minimum inductor value which is calculated as 2.27 µH. For this design, select standard value which is 3.3 µH (see L1 in 🛛 16). Use  $\pm 23$  to calculate the inductor ripple current ( $I_{ripple}$ ). For the output filter inductor, do not to exceed the RMS-current and saturation-current ratings. Use  $\pm 24$  and  $\pm 25$  to calculate the RMS current ( $I_{L-RMS}$ ) and the peak inductor ( $I_{L-peak}$ ).

$$I_{ripple} = \frac{V_{O} \times (V_{I} \max - V_{O})}{V_{I} \max \times L_{o} \times f_{S}}$$

$$I_{L-RMS} = \sqrt{I_{O}^{2} + \frac{1}{12}I_{ripple}^{2}}$$

$$I_{L-peak} = I_{O} + \frac{I_{ripple}}{2}$$
(23)
(24)
(25)

For this design, the RMS inductor current is 3 A, the peak inductor current is 3.21 A, and the inductor ripple current is 0.41 A. The selected inductor is a Coilcraft XAL4030-332ME, which has a saturation-current rating of 5.5 A and an RMS-current rating of 5 A. As the equation set demonstrates, lower ripple current reduces the output ripple voltage of the buck regulator but requires a larger value of inductance. Selecting higher ripple currents increases the output ripple voltage of the buck regulator but regulator but allows for a lower inductance value.

#### 8.2.1.2.3 Output Capacitor Selection for the Buck Regulator

Consider three primary factors when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output ripple voltage, and how the buck regulator responds to a large change in load current. Select the output capacitance based on the most stringent of these three criteria. The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation occurs if the desired hold-up times are present for the buck regulator. In this case, the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily unable to supply sufficient output current if a large, fast increase occurs affecting the current requirements of the load, such as a transition from no load to full load. The buck regulator usually requires two or more clock cycles for the control loop to notice the change in load current and output voltage, and to adjust the duty cycle to react to the change. Size the output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Use  $\vec{x}$  26 to calculate the minimum output capacitance required to supply the difference in current.

$$C_{O} > \frac{2 \times \Delta I_{O}}{f_{S} \times \Delta V_{O}}$$

where

- $\Delta I_0$  is the change in the buck-regulator output current
- $f_{\rm S}$  is the switching frequency of the buck regulator
- $\Delta V_0$  is the allowable change in the buck-regulator output voltage

(26)

For this example, the specified transient load response is a 3% change in V<sub>O</sub> for a load step from 0.01 A to 0.8 A. For this example,  $\Delta I_O = 0.8 - 0.01 = 0.79$  A and  $\Delta V_O = 0.03 \times 3.3 = 0.1$  V. Using these numbers results in a minimum capacitance of 7.2 µF. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that must be take into consideration.

The catch diode of the regulator cannot sink current. Therefore any stored energy in the inductor produces an output-voltage overshoot when the load current rapidly decreases. Also, size the output capacitor to absorb the energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that is stored in the output capacitor increases the voltage on the capacitor. Size the capacitor to maintain the desired output voltage during these transient periods.



$$C_{O} > L_{O} \times \frac{(I_{OH}^2 - I_{OL}^2)}{(V_f^2 - V_i^2)}$$

where

- L<sub>o</sub> is the output inductance of the buck regulator
- I<sub>OH</sub> is the output current of the buck regulator under heavy load
- I<sub>OL</sub> is the output current of the buck regulator under light load
- V<sub>f</sub> is the final peak output voltage of the buck regulator
- V<sub>i</sub> is the initial capacitor voltage of the buck regulator

(27)

(28)

For this example, the worst-case load step is from 3 A to 0.01 A. The output voltage increases during this load transition, and the stated maximum in the specification is 3% of the output voltage (see the *Electrical Characteristics* table). This makes  $V_f = 1.03 \times 3.3 = 3.4 V_i$  is the initial capacitor voltage, which is the nominal output voltage of 3.3 V. Using these numbers in  $\vec{x}$  27 yields a minimum capacitance of 30  $\mu$ F.

 $\pm$  28 calculates the minimum output capacitance needed to meet the output ripple-voltage specification.  $\pm$  28 yields 0.8 μF.

$$C_{O} > \frac{1}{8 \times f_{S}} \times \frac{1}{\frac{V_{O-ripple}}{I_{L-ripple}}}$$

where

- V<sub>O-ripple</sub> is the maximum allowable output ripple voltage of the buck regulator
- I<sub>L-ripple</sub> is the inductor ripple current of the buck regulator

Use  $\pm$  29 to calculate the maximum ESR required for the output capacitor to meet the output voltage ripple specification. As a result of  $\pm$  29, the ESR should be less than 80 m $\Omega$ .

$$\mathsf{R}_{\mathsf{ESR}} < \frac{\mathsf{V}_{\mathsf{O}-\mathsf{ripple}}}{\mathsf{I}_{\mathsf{L}-\mathsf{ripple}}} \tag{29}$$

The most stringent criterion for the output capacitor is 30  $\mu$ F of capacitance to keep the output voltage in regulation during a load transient.

Factor in additional capacitance deratings for aging, temperature, and DC bias which increase this minimum value. For this example, two 47- $\mu$ F, 25-V ceramic capacitors with 3 m $\Omega$  of ESR are used (see C4 and C5 in  $\boxtimes$  16). Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. Specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the root-mean-square (RMS) value of the maximum ripple current.

Use  $\pm$  30 to calculate the RMS ripple current that the output capacitor must support. For this application,  $\pm$  30 yields 119 mA.

$$I_{CO(RMS)} < \frac{V_{O} \times (V_{I} \max - V_{O})}{\sqrt{12} \times V_{I} \max \times L_{O} \times f_{S}}$$
(30)

#### 8.2.1.2.4 Catch Diode Selection for the Buck Regulator

The TPS65321A-Q1 device requires an external catch diode between the SW pin and GND (see D1 in 🛛 16). The selected diode must have a reverse voltage rating equal to or greater than V<sub>1</sub>max. The peak current rating of the diode must be greater than the maximum inductor current. The diode should also have a low forward voltage. Schottky diodes are typically a good choice for the catch diode because of low forward voltage of these diodes. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, the higher the voltage and current ratings the diode has, the higher the forward voltage is. Although the design example has an input voltage up to 36 V, select a diode with a minimum of 40-V reverse voltage to allow input voltage transients up to the rated voltage of the TPS65321A-Q1 device.



For the example design, the selection of a Schottky diode is SL44-E3/57 based on the low forward voltage of this diode. This diode is also available in a larger package size, which has better thermal characteristics. The typical forward voltage of the SL44-E3/57 is 0.44 V.

Also, select a diode with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time, multiplied by the forward voltage of the diode, equals the conduction losses of the diode. At higher switching frequencies, consider the AC losses of the diode. The AC losses of the diode are because the charging and discharging of the junction capacitance and reverse recovery.

#### 8.2.1.2.5 Input Capacitor Selection for the Buck Regulator

The TPS65321A-Q1 device requires a high-quality ceramic input decoupling capacitor (type X5R or X7R) of at least 3  $\mu$ F of effective capacitance, and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input-current ripple of the TPS65321A-Q1 device. Use  $\vec{x}$  31 to calculate the input ripple current ( $I_{CI(RMS)}$ ).

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. Minimize the capacitance variations because of temperature by selecting a dielectric material that is stable over temperature. Designers usually select X5R and X7R ceramic dielectrics for power regulator capacitors because these capacitors have a high capacitance-to-volume ratio and are fairly stable over temperature. Also, select the output capacitor with the DC bias taken into consideration. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

This design requires a capacitor with at least a 40-V voltage rating to support the maximum input voltage. Common standard capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V, 63V, or 100 V. For this design example. The selection for this example is a 100- $\mu$ F, 50-V capacitor (see C8 in 🛛 16).

$$I_{CI(RMS)} = I_{O} \max \times \sqrt{\frac{V_{O}}{V_{I} \min} \times \frac{(V_{I} \min - V_{O})}{V_{I} \min}}$$
(31)

The input-capacitance value determines the input ripple voltage of the regulator. Use  $\exists 32$  to calculate the input ripple voltage ( $\Delta V_I$ ).

$$\Delta V_{\rm I} = \frac{I_{\rm O} \max \times 0.25}{C_{\rm I} \times f_{\rm S}}$$
(32)

Using the design example values,  $I_{Omax} = 3 \text{ A}$ ,  $C_I = 100 \mu \text{F}$ ,  $f_S = 2200 \text{ kHz}$ , yields an input ripple voltage of 3.4 mV and an RMS input ripple current of 1.49 A.

#### 8.2.1.2.6 Soft-Start Capacitor Selection for the Buck Regulator

The soft-start capacitor determines the minimum amount of time required for the output voltage to reach the nominal programmed value during power up which is useful if a load requires a controlled-voltage slew rate. This feature is also useful if the output capacitance is large and requires large amounts of current to charge the capacitor quickly to the output voltage level. The large currents required to charge the capacitor may make the TPS65321A-Q1 device reach the current limit, or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage-slew rate solves both of these problems.

The soft-start time must be long enough to allow the regulator to charge the output capacitor up to the output voltage without drawing excessive current. Use  $\pm$  33 to calculate the minimum soft-start time, t<sub>ss</sub>, required to charge the output capacitor, C<sub>O</sub>, from 10% to 90% of the output voltage, V<sub>O</sub>, with an average load current of I<sub>o(avg)</sub>.

$$t_{ss} > \frac{C_O \times V_O \times 0.8}{I_{O(avg)}}$$
(33)

In the example, to charge the effective output capacitance of 94  $\mu$ F up to 3.3 V while allowing the average output current to be 3 A requires a 0.083 ms soft-start time.



When the soft-start time is known, use  $\vec{x}$  2 to calculate the soft-start capacitor. For the example circuit, the softstart time is not too critical because the output-capacitor value is 2 × 47 µF, which does not require much current to charge to 3.3 V. The example circuit has the soft-start time set to an arbitrary value of 1 ms, which requires a 3.125 nF soft-start capacitor. This design uses the next-larger standard value of 3.3 nF.

#### 8.2.1.2.7 Bootstrap Capacitor Selection for the Buck Regulator

Connect a 0.1-µF ceramic capacitor between the BOOT and SW pins for proper operation. TI recommends using a ceramic capacitor with X5R or better-grade dielectric. The capacitor should have a 10-V or higher voltage rating.

#### 8.2.1.2.8 Output Voltage and Feedback Resistor Selection for the Buck Regulator

The voltage divider of R1 and R2 sets the output voltage. For the design example, the selected value of R2 is 10 k $\Omega$ , and the calculated value of R1 is 32.1 k $\Omega$ . Because of current leakage of the FB1 pin, the current flowing through the feedback network should be greater than 1  $\mu$ A to maintain the output-voltage accuracy. Selecting higher resistor values decreases the quiescent current and improves efficiency at low output currents, but can introduce noise immunity problems.

#### 8.2.1.2.9 Frequency Compensation Selection for the Buck Regulator

Several possible methods exist to design closed loop compensation for DC-DC converters. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the buck regulator. Ignoring the slope compensation usually causes the actual crossover frequency to be lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero, and that the ESR zero is at least 10 times greater than the modulator pole.

To begin, use  $\pm$  34 to calculate the modulator pole,  $f_{P_mod}$ , and  $\pm$  35 to calculate the ESR zero,  $f_{z_mod}$ .

$$f_{\mathsf{P}_{-}\mathsf{mod}} = \frac{1}{2\pi \times \mathsf{R}_{\mathsf{L}} \times \mathsf{C}_{\mathsf{O}}} = \frac{\mathsf{I}_{\mathsf{max}}}{2\pi \times \mathsf{V}_{\mathsf{O}} \times \mathsf{C}_{\mathsf{O}}}$$
(34)  
$$f_{\mathsf{P}_{-}} = \frac{1}{2\pi \times \mathsf{R}_{\mathsf{D}} \times \mathsf{R}_{\mathsf{O}}}$$

$$f_{Z_{mod}} = \frac{1}{2\pi \times R_{ESR} \times C_{O}}$$
(35)

Use  $\pm$  36 and  $\pm$  37 to calculate an estimate starting point for the crossover frequency,  $f_{CO}$ , to design the compensation.

$$f_{\rm CO} = \sqrt{f_{\rm P\_mod} \times f_{\rm Z\_mod}}$$
(36)  
$$f_{\rm CO} = \sqrt{f_{\rm P\_mod} \times \frac{f_{\rm S}}{2}}$$
(37)

(37) For the example design,  $f_{P_{mod}}$  is 1.54 kHz and  $f_{Z_{mod}}$  is 564 kHz.  $\vec{x}$  36 is the geometric mean of the modulator pole and the ESR zero and  $\vec{x}$  37 is the mean of the modulator pole and the switching frequency.  $\vec{x}$  36 yields 29.5 kHz and  $\vec{x}$  37 results 41.1 kHz. Use the lower value of  $\vec{x}$  36 or  $\vec{x}$  37 for an initial crossover frequency.

For this example, the target  $f_{CO}$  value is 29.5 kHz. Next, calculate the compensation components. Use a resistor in series with a capacitor to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

The total loop gain, which consists of the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at  $f_{CO}$  equal to 1. Use  $\vec{\pm}$  38 to calculate the compensation resistor, R3 (see the schematic in  $\underline{\mathbb{X}}$  16).

$$R3 = \left(\frac{2\pi \times f_{CO} \times C_{O}}{gm_{ps}}\right) \times \left(\frac{V_{O}}{V_{ref} \times gm_{ea}}\right)$$
(38)

Assume the power-stage transconductance,  $gm_{ps}$ , is 10.5 S. The output voltage (V<sub>0</sub>), reference voltage (V<sub>ref</sub>), and amplifier transconductance,  $(gm_{ea})$  are 3.3 V, 0.8 V, and 310  $\mu$ S, respectively. The calculated value for R3 is 22.1 k $\Omega$ . For this design, use a value of 22 k $\Omega$  for R3. Use  $\pm$  39 to set the compensation zero to the modulator pole frequency.

TPS65321A-Q1 JAJSE64 – NOVEMBER 2017

www.tij.co.jp

$$C1 = \frac{1}{2\pi \times R3 \times f_{P_{mod}}}$$
(39)

式 37 yields 4.69 nF for compensating capacitor C1 (see the schematic in 図 16). For this design, select a value of 4.7 nF for C1.

To implement a compensation pole as needed, use an additional capacitor, C2, in parallel with the series combination of R3 and C1. Use  $\pm$  40 and  $\pm$  41 to calculate the value of C2 and select the larger resulting value to set the compensation pole. Type 2B compensation does not use C2 because it would demand a low ESR of the output capacitor.

$$C2 = \frac{C_{O} \times R_{ESR}}{R3}$$

$$C2 = \frac{1}{\pi \times R3 \times f_{S}}$$
(40)
(41)

#### 8.2.1.2.10 LDO Regulator

Depending on the end application, use different values of external components can be used. To program the output voltage, carefully select the feedback resistors, R5 and R6 (see the schematic in 216). Using smaller resistors results in higher current consumption, whereas using very large resistors impacts the sensitivity of the regulator. Therefore selecting feedback resistors such that the sum of R5 and R6 is between 20 k $\Omega$  and 200 k $\Omega$  is recommended.

If the desired regulated output voltage is 5 V on selecting R6, the value of R5 can be calculated. With  $V_{ref} = 0.8 V$  (typical),  $V_O = 5 V$ , and selecting R6 = 18 k $\Omega$ , the calculated value of R5 is 95.3 k $\Omega$ .

An output capacitor for the LDO regulator is required (see C10 in 🛛 16) to prevent the output from temporarily dropping down during fast load steps. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R. Additionally, a bypass capacitor can be connected at the output to decouple high-frequency noise based on the requirements of the end application.

#### 8.2.1.2.11 Power Dissipation

#### 8.2.1.2.11.1 Power Dissipation Losses of the Buck Regulator

Use the following equations to calculate the power dissipation losses for the buck regulator. These losses are applicable for continuous-conduction-mode (CCM) operation.

1. Conduction loss:

 $\mathsf{P}_{\mathsf{CON}} = \mathsf{I}_{\mathsf{O}}^2 \times \mathsf{r}_{\mathsf{DS(on)}} \times (\mathsf{V}_{\mathsf{O}} / \mathsf{V}_{\mathsf{I}})$ 

where

- I<sub>o</sub> is the buck regulator output current
- Vo is the buck regulator output voltage
- V<sub>1</sub> is the input voltage

```
2. Switching loss:
```

 $\mathsf{P}_{\mathsf{SW}} = \frac{1}{2} \times \mathsf{V}_{\mathsf{I}} \times \mathsf{I}_{\mathsf{O}} \times (\mathsf{t}_{\mathsf{r}} + \mathsf{t}_{\mathsf{f}}) \times \mathsf{f}_{\mathsf{S}}$ 

where

- t<sub>r</sub> is the FET switching rise time (t<sub>r</sub> maximum = 20 ns)
- t<sub>f</sub> is the FET switching fall time (t<sub>f</sub> maximum = 20 ns)
- $f_{\rm S}$  is the switching frequency of the buck regulator

3. Gate drive loss:

 $P_{Gate} = V_{drive} \times Q_{q} \times f_{sw}$ 

where

- $V_{drive}$  is the FET gate-drive voltage (typically  $V_{drive} = 6 V$ )
- $Q_q = 1 \times 10^{-9}$  (nC, typical)

(42)

(43)


(44)



TPS65321 www.tij.co.jp JAJSE64 – NOVEMBE	
8.2.1.2.12 Power Dissipation Losses of the LDO Regulator	
$P_{LDO} = (V_{VIN\_LDO} - V_{(LDO\_OUT)}) \times I_{(LDO\_OUT)}$	(45)
8.2.1.2.13 Total Device Power Dissipation Losses and Junction Temperature	
1. Supply loss:	
$P_{IC} = V_I \times I_{Q-normal}$	(46)
2. Total power loss:	
$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{LDO} + P_{IC}$	(47)
For a given operating ambient temperature T <sub>A</sub> :	
$T_J = T_A + R_{th} \times P_{Total}$	
where	
<ul> <li>T<sub>J</sub> is the junction temperature in °C</li> </ul>	
<ul> <li>T<sub>A</sub> is the ambient temperature in °C</li> </ul>	
<ul> <li>R<sub>th</sub> is the thermal resistance of package in (°C/W)</li> </ul>	
<ul> <li>P<sub>Total</sub> is the total power dissipation (W)</li> </ul>	(48)
For a given maximum junction temperature $T_{J-max} = 150^{\circ}C$ , the allowed Total power dissipation is given as:	
$T_{A-max} = T_{J-max} - R_{th} \times P_{Total}$	(49)
where	
<ul> <li>T<sub>A-max</sub> is the maximum ambient temperature in °C</li> </ul>	
<ul> <li>T<sub>J-max</sub> is the maximum junction temperature in °C</li> </ul>	(50)

Additional power losses occur in the regulator circuit because of the inductor AC and DC losses, the Schottky diode, and trace resistance that impact the overall efficiency of the regulator.

図 17 shows the thermal derating profile of the 14-pin HTSSOP Package With PowerPAD™ . It is important to consider additional cooling strategies if necessary to maintain the junction temperature of the device below the maximum junction temperature of 150 °C.




# 図 17. Thermal Derating Profile of TPS65321A-Q1 in 14-pin HTSSOP Package With PowerPAD

#### TPS65321A-Q1 JAJSE64-NOVEMBER 2017




www.tij.co.jp

## 8.2.1.3 Application Curves





#### 8.2.2 Design Example With 500-kHz Switching Frequency



R55 is for test purposes only.

## 図 23. TPS65321A-Q1 Design Example With 500-kHz Switching Frequency

#### 8.2.2.1 Design Requirements

This example begins with the parameters listed in  $\frac{1}{5}$  4.

DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage, VIN1	9 V to 18 V, typical 12 V					
Output voltage, VREG1 (buck regulator)	6.5 V ± 2%					
Maximum output current I <sub>O_max1</sub>	1 A					
Minimum output current I <sub>O_min1</sub>	0.01 A					
Transient response 0.01 A to 1 A	3%					
Output ripple voltage	1%					
Switching frequency $f_{SW}$	500 kHz					
Output voltage, VREG2 (LDO regulator)	3.3 V ± 2%					
Overvoltage threshold	106% of output voltage					
Undervoltage threshold	91% of output voltage					

#### 表 4. Design Parameters

#### 8.2.2.2 Detailed Design Procedure

For the 500-kHz switching-frequency design, make the adjustments as outlined in the following sections. For sections such as LDO-component calculations, bootstrap-capacitor selection, and others that are not listed in this section, see the 2-MHzSwitching Frequency, 9-V to 16-V Input, 3.3-V Output Buck Regulator, 5-V Output LDO Regulator section.

#### 8.2.2.2.1 Selecting the Switching Frequency

For 500-kHz operation, use a 240-k $\Omega$  resistor which is calculated using  $\pm$  3. The R62 resistor sets this switching frequency.

#### 8.2.2.2.2 Output Inductor Selection

Using  $\vec{\pm}$  22, the inductor value is calculated as 27.7  $\mu$ H with K<sub>IND</sub> = 0.3. This design example can allow for a higher ripple current, therefore, select the nearest standard value of 33  $\mu$ H. The RMS and peak inductor-current ratings are calculated using  $\vec{\pm}$  24 and  $\vec{\pm}$  25 which result in 1.00 A and 1.13 A, respectively. The value of the output-filter inductor must not exceed the RMS-current and saturation-current ratings.

#### TPS65321A-Q1 JAJSE64 – NOVEMBER 2017



#### 8.2.2.2.3 Output Capacitor

For this example, the specified transient load response is a 3% change in V<sub>O</sub> for a load step from 0.01 A to 1 A (full load). For this example,  $\Delta I_O = 1 - 0.01 = 0.99$  A and  $\Delta V_O = 0.03 \times 6.5 = 0.195$  V. Using these numbers results in a minimum capacitance of 20.31 µF. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Aluminum electrolytic and tantalum capacitors have higher ESR that should be considered. The catch diode of the regulator cannot sink current, so any stored energy in the inductor produces an output-voltage overshoot when the load current rapidly decreases. Also, size the output capacitor to absorb the energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that is stored in the output capacitor increases the voltage on the capacitor. Size the capacitor to maintain the desired output voltage during these transient periods. Use  $\vec{x}$  27 to calculate the minimum capacitance to keep the output voltage overshoot to a desired value.

For this example, the worst-case load step is from 1 A to 0.01 A. The output voltage increases during this load transition, and the stated maximum in our specification is 3% of the output voltage resulting in V<sub>f</sub> = 1.03 × 6.5 = 6.7. The initial capacitor voltage, V<sub>i</sub>, is the nominal output voltage of 5 V. Using these values,  $\pm$  27 yields a minimum capacitance of 3.88 µF.  $\pm$  28 calculates the minimum output capacitance required to meet the output ripple-voltage specification.  $\pm$  28 yields 10.6 µF.  $\pm$  29 calculates the maximum ESR an output capacitor can have to meet the output ripple-voltage specification.  $\pm$  29 indicates the ESR should be less than 60.2 mΩ.

The most stringent criterion for the output capacitor is 20.31  $\mu$ F of capacitance to keep the output voltage in regulation during a load transient.

Factor in additional capacitance deratings for aging, temperature, and DC bias which increase this minimum value. For this example, four 22- $\mu$ F, 25-V and one 1- $\mu$ F, 25-V ceramic capacitors with 10 m $\Omega$  of ESR are used. Specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the RMS value of the maximum ripple current. Use  $\vec{x}$  30 to calculate the RMS ripple current that the output capacitor must support. For this design example,  $\vec{x}$  30 yields 240 mA.

#### 8.2.2.2.4 Compensation


This design example use a different approach for calculating compensation values, beginning with the desired crossover frequency. Ensure that the crossover frequency is maintained at 10 kHz to provide reasonable phase margin (PM). To achieve circuit stability, a phase margin greater than 60 degrees and a gain margin less than 15 dB is required. Next, place the zero close to the load pole. The zero is determined using C52 and R56. For this example, select a value of 10 k $\Omega$  for R56 which results in a value of approximately 4.7 nF for C52. The pole, resulting from C53 and R56, can be placed between 10 times the crossover frequency and 1/3 of the switching frequency. The gain is adjusted to be maintained over 60 degrees of phase margin and –15 dB of gain margin. The resulting value of C53 is approximately 100 pF for a pole frequency of 159 kHz.

Use the following component values:

R56 = 12 kΩ C53 = 56 pF C52 = 47 nF



#### 8.2.2.3 Application Curve



# 9 Power Supply Recommendations

The buck regulator is designed to operate from an input voltage supply range between 3.6 V and 36 V. The linear regulator is designed to operate from an input supply voltage up to 36 V. Both input supplies must be well regulated. If the input supply connected to the VIN pin is located more than a few inches from the TPS65321A-Q1 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100  $\mu$ F is a typical choice.

# 10 Layout

#### **10.1 Layout Guidelines**

TI recommends the guidelines that follow for PCB layout of the TPS65321A-Q1 device.

Inductor

Use a low-EMI inductor with a ferrite-type shielded core. Other types of inductors can also be used, however, these inductors must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

### Input Filter Capacitors

Locate input ceramic filter capacitors close to the VIN pin. TI recommends surface-mount capacitors to minimize lead length and reduce noise coupling.

Feedback

Route the feedback trace for minimum interaction with any noise sources associated with the switching components. TI recommends to place the inductor away from the feedback trace to prevent creating an EMI noise source.

#### • Traces and Ground Plane

All power (high-current) traces must be as thick and short as possible. The inductor and output capacitors must be as close to each other as possible to reduce EMI radiated by the power traces because of high switching currents. In a two-sided PCB, TI recommends using ground planes on both sides of the PCB to help reduce noise and ground loop errors. The ground connection for the input capacitors, output capacitors, and device ground should connect to this ground plane, where the connection between input capacitors and the catch-diode is the most critical. In a multi-layer PCB, the ground plane separates the power plane (where high switching currents and components are) from the signal plane (where the feedback trace and components are) for improved performance. Also, arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction the current path is in the same direction. This placement prevents magnetic field reversal caused by the traces between the two half-cycles, and helps reduce radiated EMI.

#### TPS65321A-Q1 JAJSE64-NOVEMBER 2017

# 10.2 Layout Example




図 25. TPS65321A-Q1 Layout Example




図 26. TPS65321A-Q1 Layout Example **Top Side** 



www.tij.co.jp



# 11 デバイスおよびドキュメントのサポート

# 11.1 ドキュメントのサポート

# 11.1.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『TPS57xxx-Q1、TPS65320-Q1ファミリ、TPS65321-Q1デバイスと、低インピーダンスの 外部クロック・ドライバとの接続』アプリケーション・レポート
- テキサス・インスツルメンツ、『高温での非同期降圧コンバータによる低い静止電流』アプリケーション・レポート
- テキサス・インスツルメンツ、『TPS65321EVM (HVL125A)ユーザー・ガイド』
- テキサス・インスツルメンツ、『TPS65321-Q1デザイン・チェックリスト』

# 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

## 11.4 商標

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 、であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以下のパッケージ情報および付録は、指定されたデバイスについて利用可能な最新のデータを反映したものです。この データは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。



# PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS65321AQPWPRQ1	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	T65321A
TPS65321AQPWPRQ1.A	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	T65321A

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65321AQPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65321AQPWPRQ1	HTSSOP	PWP	14	2000	350.0	350.0	43.0

# **PWP 14**

# **GENERIC PACKAGE VIEW**

# PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **PWP0014G**

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
  5. Features may differ and may not be present.




# **PWP0014G**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

- numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




# **PWP0014G**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

11. Board assembly site may have different recommendations for stencil design.



<sup>10.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


# **PWP0014K**

# **M**

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




# **PWP0014K**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# **PWP0014K**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated