TEXAS INSTRUMENTS
TPS63900
JAJSIY9D – MARCH 2020 – REVISED OCTOBER 2020

TPS63900 1.8V～5.5V、75nA I_Q 昇降圧コンバータ、入力電流制限および DVS 機能付き

1 特長

- 入力電圧範囲：1.8V～5.5V
- 出力電圧範囲：1.8V～5V (100mV 刻み)
  - 外付け抵抗によりプログラム可能
  - SEL ピンで 2 つのプリセット出力電圧を切り替え可能
- $V_I \geq 2.0V$、$V_O = 3.3V$ で 400mA を超える出力電流 (1.45A (標準値) のピーク・スイッチング電流制限)
  - スタッカブル：複数のデバイスを並列接続することでより大きな出力電流に対応
- 10µA の負荷電流で 90% を超える効率
  - 75nA の静止電流
  - 60nA のシャットダウン電流
- シングル・モード動作
  - 降圧、昇降圧、昇圧動作間のモード遷移が不要
  - 低出力リップル
  - 非常に優れた過渡性能
- 安全で堅牢な動作を実現する機能
  - ソフト・スタート内蔵
  - 8 つの設定値を持つプログラム可能な入力電流制限 (1mA～100mA および無制限)
  - 出力短絡および過熱保護
- 非常に小さいソリューション・サイズ：21mm^2
  - 小型の 2.2µH インダクタ、1 つの 22µF 出力コンデンサ
  - 10 ピン、2.5mm × 2.5mm、0.5mm ピッチの WSON パッケージ

2 アプリケーション

- スマート・メータおよびセンサ・ノード
- 電子スマート・ロック
- 医療用センサ・パッチおよび患者モニタ
- ウェアラブル電子機器
- アセット・トラッキング
- 産業用 IoT (スマート・センサ) / NB-IoT

3 概要

TPS63900 デバイスは、静止電流が非常に小さい (標準値 75nA) 高効率の同期整流昇降圧コンバータです。このデバイスは、ユーザーがプログラム可能な 32 の出力電圧設定値 (1.8V～5V) を持っています。

動的な電圧スケーリング機能により、アプリケーションは動作中に 2 つの出力電圧を切り替えることができます。たとえば、スタンバイ動作中、より低いシステム電源電圧を使用して電力を節約できます。

広い電源電圧範囲、プログラム可能な入力電流制限 (1mA～100mA および無制限) により、このデバイスは 3S アルカリ電池、1S Li-MnO_2、1S Li-$SOCl_2$ などの広範な 1 次電池と 2 次電池での使用に理想的です。

大きな出力電流能力は、一般的に使用される RF 規格 (例：Sub-1GHz、BLE、LoRa、wM-Bus、NB-IoT) をサポートしています。

製品情報

部品番号(1)	パッケージ	本体サイズ (公称)
TPS63900	WSON (10)	2.5mm × 2.5mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (September 2020) to Revision D (October 2020)	Page
• デバイス・ステータスを「事前情報」から「量産データ」に変更	1

5 Pin Configuration and Functions



図 5-1. 10-Pin WSON DSK Package (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	EN	I	Device enable. A high level applied to this pin enables the device and a low level disables it. It must not be left open.
2	SEL	I	Output voltage select. Selects $V_{O(2)}$ when a high level is applied to this pin. Selects $V_{O(1)}$ when a low level is applied to this pin. It must not be left open.
3	CFG1	I	Configuration pin 1. Connect a resistor between this pin and ground to set $V_{O(2)}$ and input current limit, must not be left open.
4	CFG2	I	Configuration pin 2. Connect a resistor between this pin and ground to set $V_{O(2)}$ and input current limit. Must not be left open.
5	CFG3	I	Configuration pin 3. Connect a resistor between this pin and ground to set $V_{O(1)}$. Must not be left open.
6	VOUT	—	Output voltage
7	LX2	—	Switching node of the boost stage
8	GND	—	Ground
9	LX1	—	Switching node of the buck stage
10	VIN	—	Supply voltage
—	Thermal Pad	—	Connect this pin to ground for correct operation.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_I	Input voltage (VIN, LX1, LX2, VOUT, EN, CFG1, CFG2, CFG3, SEL)(2)	–0.3	5.9	V
T_J	Operating junction temperature	–40	150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal, unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002(2)	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_I	Supply voltage		1.8		5.5	V
V_O	Output voltage		1.8		5.0	V
I_O	Output current (V_I ≥ 2.0 V, V_O = 3.6 V)				0.4	A
C_I	Input capacitance (V_I = 2.5 V to 5 V, V_O = 3.3 V, I_O = 0.4 A)(1)		5			µF
C_O	Output capacitance (V_I = 2.5 V to 5 V, V_O = 3.3 V, I_O = 0.4 A)(1)		10			µF
$C_{(CFG)}$	Capacitance (CFG1, CFG2, CFG3)				10	pF
L	Inductance			2.2		µH
I_{SAT}	Inductor saturation current rating	Unlimited current setting	2			A
		≤100-mA current settings	1			
T_A	Operating ambient temperature		–40		85	°C
T_J	Operating junction temperature		–40		125	°C

(1) Effective capacitance after DC bias effects have been considered.

6.4 Thermal Information

THERMAL METRIC(1)		TPS63900 DSK Package (WSON) 10 PINS	UNIT
$R_{θJA}$	Junction-to-ambient thermal resistance	64.6	°C/W
$R_{θJC(top)}$	Junction-to-case (top) thermal resistance	62.3	°C/W
$R_{θJB}$	Junction-to-board thermal resistance	31.1	°C/W
$ψ_{JT}$	Junction-to-top characterization parameter	1.6	°C/W
$ψ_{JB}$	Junction-to-board characterization parameter	31.0	°C/W

THERMAL METRIC(1)		TPS63900 DSK Package (WSON) 10 PINS	UNIT
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	10.0	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at V_I = 3.0 V, V_O = 2.5 V and T_J = 25°C (unless otherwise noted).

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY								
	Quiescent current into VIN		$V_{(EN)}$ = 3 V, no load, not switching, "unlimited" current setting			0.075	1	µA
	Shutdown current into VIN		$V_{(EN)}$ = 0 V			60		nA
$V_{IT+(UVLO)}$	Positive-going UVLO threshold voltage				1.73	1.75	1.77	V
$V_{hys(UVLO)}$	UVLO threshold voltage hysteresis				90	100	110	mV
$V_{IT+(POR)}$	Positive-going POR threshold voltage				1.37		1.74	V
I/O SIGNALS								
V_{IH}	High-level input voltage (EN, SEL)						1.2	V
V_{IL}	Low-level input voltage (EN, SEL)				0.4			V
	Input current (EN, SEL)		$V_{(EN)}$, $V_{(SEL)}$ = 1.8 V or 0 V. T_J = 25°C			±1	±10	nA
POWER SWITCH								
$r_{DS(on)}$	On-state resistance	Q1	V_I = 3 V, V_O = 5 V, test current = 1 A			155		mΩ
		Q2	V_I = 3 V, V_O = 3 V, test current = 1 A			110		
		Q3	V_I = 3 V, V_O = 3 V, test current = 1 A			110		
		Q4	V_I = 5 V, V_O = 3 V, test current = 1 A			155		
CURRENT LIMIT								
	Peak current limit during Startup (Q1)		V_I = 3.6 V, unlimited current limit setting		0.35		0.83	A
	Peak current limit (Q1)		V_I = 1.8 V, V_O = 3.6 V, unlimited current limit setting		1.33	1.45	1.6	A
			V_I = 3.6 V, V_O = 3.3 V, 100-mA current limit setting		0.15	0.29	0.51	
	Average input current limit		T_J = –40°C to 85°C	1-mA setting		1		mA
				2.5-mA setting		2.5		
				5-mA setting		5		
				10-mA settting		10		
				25-mA setting		25		
				50-mA setting		50		
				100-mA setting		100		
OUTPUT								
	Output voltage DC accuracy		I_O = 1 mA, $C_{O(eff)}$ = 10 µF, $L_{(eff)}$ = 2.2 µH				±1.5	%
CONTROL								
	Internal reference resistor					33		kΩ

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at V_I = 3.0 V, V_O = 2.5 V and T_J = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{CFG}	R2D setting #0			0	0.1	kΩ
	R2D setting #1		–3%	0.511	+3%	
	R2D setting #2		–3%	1.15	+3%	
	R2D setting #3		–3%	1.87	+3%	
	R2D setting #4		–3%	2.74	+3%	
	R2D setting #5		–3%	3.83	+3%	
	R2D setting #6		–3%	5.11	+3%	
	R2D setting #7		–3%	6.49	+3%	
	R2D setting #8		–3%	8.25	+3%	
	R2D setting #9		–3%	10.5	+3%	
	R2D setting #10		–3%	13.3	+3%	
	R2D setting #11		–3%	16.2	+3%	
	R2D setting #12		–3%	20.5	+3%	
	R2D setting #13		–3%	24.9	+3%	
	R2D setting #14		–3%	30.1	+3%	
	R2D setting #15		–3%	36.5	+3%	
PROTECTION FEATURES						
	Thermal shutdown threshold temperature		140	150	160	°C
	Thermal shutdown hysteresis		15	20	25	°C
TIMING PARAMETERS						
$t_{d(POR)}$	POR signal delay after reaching POR threshold			3.8		ms
$t_{d(EN)}$	Delay between a rising edge on the EN pin and the start of the output voltage ramp	Supply voltage stable before EN pin goes high			1.5	ms
$t_{w(SS)}$	Soft-start step duration	V_O > 1.8 V	100	125	150	µs
$t_{d(SEL)}$	Delay between a change in the state of the SEL pin and the first step change in the output voltage			30	40	µs
$t_{w(DVS)}$	Dynamic voltage scaling step duration		100	125	150	µs
$t_{d(RESTART)}$	Restart delay after protection			10	11	ms

6.6 Typical Characteristics



V_O = 5.1 V EN = HIGH I_O = 0 mA, device not switching

図 6-1. Quiescent Current into VIN versus Input Voltage



V_O = 5.1 V EN = HIGH I_O = 0 mA, device not switching

図 6-2. Quiescent Current into VOUT versus Input Voltage



V_O = 5.1 V EN = LOW

図 6-3. Shutdown Current versus Input Voltage

7 Detailed Description

7.1 Overview

The TPS63900 device is a four-switch synchronous buck-boost converter with a maximum output current of 400 mA. It has a single-mode operation that allows the device to regulate the output voltage to a level above, below, or equal to the input voltage without displaying the mode-switching transients and unpredictable inductor current ripple from which many other buck-boost devices suffer.

The switching frequency of the TPS63900 device varies with the operating conditions: it is lowest when I_O is low and increases smoothly as I_O increases.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Trapezoidal Current Control

図 7-1 shows a simplified block diagram of the power stage of the device. Inductor current is sensed in series with Q1 (the peak current) and Q4 (the valley current).



図 7-1. Power Stage Simplified Block Diagram

The device uses a trapezoidal inductor current to regulate its output under all operating conditions. Thus, the device only has one operating mode and does not display any of the mode-change transients or unpredictable switching displayed by many other buck-boost devices.

There are four phases of operation:

- Phase A – Q1 and Q3 are on and Q2 and Q4 are off
- Phase B – Q1 and Q4 are on and Q2 and Q3 are off
- Phase C – Q2 and Q4 are on and Q1 and Q3 are off
- Phase D – Q2 and Q3 are on and Q1 and Q4 are off

図 7-2 shows the inductor current waveform when $V_I > V_O$, 図 7-3 shows the current waveform when $V_I = V_O$, and 図 7-4 shows the current waveform when $V_I < V_O$.

図 7-2 through 図 7-4 show the typical waveforms during continuous conduction mode (CCM) switching for three operating conditions. During discontinuous conduction mode (DCM), the typical inductor current waveforms look similar to CCM with Phase D at 0 A inductor current. In deep boost mode, where $V_I << V_O$, Phase C length gradually decreases to zero until the switching waveform becomes triangular.



図 7-2. Inductor Current Waveform when $V_I > V_O$ (CCM)



図 7-3. Inductor Current Waveform when $V_I = V_O$ (CCM)



図 7-4. Inductor Current Waveform when $V_I < V_O$ (CCM)

The ideal relationship between V_I and V_O (that is, assuming no losses) is

$$V_O = V_I \left(\frac{t_{w(A)} + t_{w(B)}}{t_{w(B)} + t_{w(C)}} \right) \quad (1)$$

where

- V_I is the input voltage
- V_O is the output voltage
- $t_{w(A)}$ is the duration of phase A
- $t_{w(B)}$ is the duration of phase B
- $t_{w(C)}$ is the duration of phase C

By varying relative duration of each phase, the device can regulate V_O to be less than, equal to, or greater than V_I.

7.3.2 Device Enable / Disable

The device turns on when *all* the following conditions are true:

- The supply voltage is greater than the positive-going undervoltage lockout (UVLO) threshold.
- The EN pin is high.

The device turns off when *at least one* of the following conditions is true:

- The supply voltage is less than the negative-going UVLO threshold.
- The EN pin is low.

A complete state diagram is shown in 図 7-13.

After the device turns on, the internal reference system starts, then the trimming information and the CFG pins are read out. The device ignores any further changes to the CFG pins during device operation.

図 7-5 shows the internal start-up sequence.



図 7-5. Internal Start-Up Sequence

7.3.3 Soft Start

The device has a soft-start feature that starts the device typically with 500-mA peak current limit until V_O = 1.8 V and 500 µs elapsed when the input current limit is set to unlimited (see *セクション 7.3.4*). Afterwards, the output voltage ramps in a series of discrete steps (see 図 7-6).

- When $V_O \leq 1.8$ V, peak current is limited to 500 mA typical for 500 µs.
- When $V_O > 1.8$ V, each step is 100 mV high and has a duration of 125 µs.

The total soft-start ramp-up time can be calculated with Equation 2.

$$t_{r(SS)} = V_O \times 1.25 \left[ms/V\right] - 1.75[ms] \quad (2)$$

where

- $t_{r(SS)}$ is the rise time of the output voltage in milliseconds
- V_O is the output voltage in volts

図 7-6 shows a typical start-up case.



図 7-6. Start-Up Behavior

図 7-7 illustrates the start-up step size behavior.



図 7-7. Typical Soft-Start Ramp Step Size

表 7-1 shows the typical start-up time for a number of standard output voltages.

表 7-1. Typical Start-Up Times

OUTPUT VOLTAGE	SOFT-START RAMP-UP TIME ($t_{r(SS)}$)	START-UP TIME ($t_{d(EN)}$ + $t_{r(SS)}$)
1.8 V	0.5 ms	2 ms
2.5 V	1.375 ms	2.875 ms
3.3 V	2.375 ms	3.875 ms
5 V	4.5 ms	6 ms

If the output is prebiased – that is, the initial output voltage is not zero – the start-up behavior is as follows:

- If the prebias voltage is *lower* than the target voltage, the device does not start switching until the ramping output voltage is greater than the prebias voltage (see 図 7-8).
- If the prebias voltage is *higher* than the target voltage, the device does not start to switch until the output voltage has decreased to the target voltage (see 図 7-9). The device cannot actively discharge the output to the target voltage and relies on the load current to discharge the output capacitor and decrease the output voltage to the target value.



図 7-8. Start-Up Behavior into Prebiased (Low) Output



図 7-9. Start-Up Behavior into Prebiased (High) Output

7.3.4 Input Current Limit

The device can limit the current drawn from its supply, so that it can be used with batteries that do not support high peak currents. The input current limit is active during normal operation and at start-up to avoid high inrush current. The device has eight current limit settings:

- 1 mA
- 2.5 mA
- 5 mA
- 10 mA
- 25 mA
- 50 mA
- 100 mA

- Unlimited

CFG1 and CFG2 pins select which setting is active (see セクション 7.3.6).

7.3.5 Dynamic Voltage Scaling

The device has a dynamic voltage scaling function to switch between the two output voltage settings. When the SEL pin changes state, the output voltage ramps to the new value in 100-mV steps. The duration of each step is 125 µs (see 図 7-10).

The device does not actively discharge the output capacitor, when the output voltage ramps to a lower level. This leads to a longer output voltage settling time when light load is applied (see 図 7-11). The settling time can be calculated with Equation 3.

$$t_{settle} = C_O \times \frac{V_{O(HIGH)} - V_{O(LOW)}}{I_O} \quad (3)$$



図 7-10. Dynamic Voltage Scaling with High Load



図 7-11. Dynamic Voltage Scaling with Light Load

7.3.6 Device Configuration (Resistor-to-Digital Interface)

The device has three configuration pins (CFG1, CFG2, and CFG3) that control its operation. When the device starts up, a resistor-to-digital (R2D) interface reads the values of the configuration resistors on the CFG pins and transfers the setting to an internal configuration register (see 図 7-12).

- CFG1 and CFG2 set $V_{O(2)}$ level and the input current limit.
- CFG3 sets $V_{O(1)}$ level.

To reduce power consumption, the device reads the value of the resistors connected to the configuration pins during start-up and then disables these pins. Once the device has started to operate, changes to the configuration pins have no effect.



図 7-12. Resistor-to-Digital Interface Block Diagram

表 7-2 summarizes the resistor values needed to configure the device for different input current limit and output voltage (SEL = high) settings. For correct operation, use resistors with a tolerance of ±1% or better and a temperature coefficient of ±200 ppm or better.

Note

For correct operation, TI recommends that the total RMS error of the configuration resistors—including initial tolerance, temperature drift, and ageing—is less than ±3%.

表 7-2. Input Current Limit and Output Voltage (SEL = High) Settings

OUTPUT VOLTAGE - $V_{O(2)}$ (SEL = HIGH)		INPUT CURRENT LIMIT							
		UNLIMITED	100 mA	50 mA	25 mA	10 mA	5 mA	2.5 mA	1 mA
1.8 V	R_{CFG1}	0 Ω							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
1.9 V	R_{CFG1}	511 Ω							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.0 V	R_{CFG1}	1.15 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.1 V	R_{CFG1}	1.87 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.2 V	R_{CFG1}	2.74 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.3 V	R_{CFG1}	3.83 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.4 V	R_{CFG1}	5.11 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.5 V	R_{CFG1}	6.49 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.6 V	R_{CFG1}	8.25 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.7 V	R_{CFG1}	10.5 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.8 V	R_{CFG1}	13.3 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
2.9 V	R_{CFG1}	16.2 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.0 V	R_{CFG1}	20.5 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.1 V	R_{CFG1}	24.9 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.2 V	R_{CFG1}	30.1 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.3 V	R_{CFG1}	36.5 kΩ							
	R_{CFG2}	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.4 V	R_{CFG1}	0 Ω							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.5 V	R_{CFG1}	511 Ω							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ

表 7-2. Input Current Limit and Output Voltage (SEL = High) Settings (continued)

OUTPUT VOLTAGE - $V_{O(2)}$ (SEL = HIGH)		INPUT CURRENT LIMIT							
		UNLIMITED	100 mA	50 mA	25 mA	10 mA	5 mA	2.5 mA	1 mA
3.6 V	R_{CFG1}	1.15 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.7 V	R_{CFG1}	1.87 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.8 V	R_{CFG1}	2.74 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.9 V	R_{CFG1}	3.83 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.0 V	R_{CFG1}	5.11 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.1 V	R_{CFG1}	6.49 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.2 V	R_{CFG1}	8.25 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.3 V	R_{CFG1}	10.5 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.4 V	R_{CFG1}	13.3 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.5 V	R_{CFG1}	16.2 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.6 V	R_{CFG1}	20.5 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.7 V	R_{CFG1}	24.9 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.8 V	R_{CFG1}	30.1 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
5.0 V	R_{CFG1}	36.5 kΩ							
	R_{CFG2}	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ

表 7-3 summarizes the resistor values needed to configure the device for different output voltage (SEL = low) settings. For correct operation, use resistors with a tolerance of ±1% or better and a temperature coefficient of better than ±200 ppm.

表 7-3. Output Voltage (SEL Pin = Low) Settings

OUTPUT VOLTAGE - $V_{O(1)}$ (SEL = LOW)	R_{CFG3}
1.8 V	0 Ω
2.0 V	511 Ω
2.1 V	1.15 kΩ
2.2 V	1.87 kΩ
2.3 V	2.74 kΩ
2.4 V	3.83 kΩ
2.5 V	5.11 kΩ
2.6 V	6.49 kΩ
2.7 V	8.25 kΩ

表 7-3. Output Voltage (SEL Pin = Low) Settings (continued)

OUTPUT VOLTAGE - $V_{O(1)}$ (SEL = LOW)	R_{CFG3}
2.8 V	10.5 kΩ
3.0 V	13.3 kΩ
3.3 V	16.2 kΩ
3.6 V	20.5 kΩ
4.0 V	24.9 kΩ
4.5 V	30.1 kΩ
5.0 V	36.5 kΩ

7.3.7 SEL Pin

The SEL pin selects which configuration bits control the output voltage.

- When SEL = high, the output voltage $V_{O(2)}$ is set.
- When SEL = low, the output voltage $V_{O(1)}$ is set.

7.3.8 Short-Circuit Protection

7.3.8.1 Current Limit Setting = 'Unlimited'

The device has a inbuilt short circuit protection function to limit the current through Q1. The maximum current that flows is limited by the peak current limit. The output voltage decreases if the load is higher than the peak current limit. If the output voltage falls below 1.25 typically, the short circuit protection is activated. With short circuit protection activated the input current is limited to 26 mA on average.

The device automatically restarts to normal operation after the short condition is removed.

7.3.8.2 Current Limit Setting = 1 mA to 100 mA

The input current limiting function automatically limits current during a short-circuit condition. The device regulates the average input current for as long as the short-circuit condition exists. If the output voltage falls below 1.25 V typically, the short circuit protection is activated. For input current limit settings of 100 mA, 50 mA and 25 mA, the short circuit protection limits the input current to 26 mA on average. For input current limit setting of 10 mA, 5 mA, 2.5 mA, and 1 mA, the short circuit protection limits the input current to slightly above the typical values for each setting. 表 7-4 shows the typical short circuit currents for each input current limit setting.

The device automatically restarts to previous operation after the short condition is removed.

表 7-4. Typical Input Current During Short Circuit Condition (V_O < 1.25 V Typically) for All Input Current Limit Settings

INPUT CURRENT LIMIT SETTING	TYPICAL SHORT CIRCUIT INPUT CURRENT
1 mA	1.2 mA
2.5 mA	2.8 mA
5 mA	5.2 mA
10 mA	12 mA
25 mA	26 mA
50 mA	26 mA
100 mA	26 mA
Unlimited	26 mA

7.3.9 Thermal Shutdown

The device has a thermal shutdown function that disables the device if it gets too hot for correct operation. When the device cools down, it automatically restarts operation after a typical delay of $t_{d(RESTART)}$ = 10 ms. The device starts with the soft-start feature (see *セクション 7.3.3*) and keeps the previously read CFG pin setting.

7.4 Device Functional Modes

The device has two functional modes: on and off. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.



図 7-13. Device Functional Modes

8 Application and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS63900 is a high efficiency, non-inverting buck-boost converter with an extremely low quiescent current, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage. The input current limit and output voltage are set through resistors connected to the three CFGx pins.

8.2 Typical Application



図 8-1. 3.3 V_{OUT} Typical Application

8.2.1 Design Requirements

The design guideline provides a component selection to operate the device within *セクション 6.3*.

表 8-1. Matrix of Output Capacitor and Inductor Combinations

NOMINAL INDUCTOR VALUE [µH](1)	NOMINAL OUTPUT CAPACITOR VALUE [µF](2)				
	10	22	47	100	≥ 300
2.2	+(3)	+ (4)	+	+	+(5)

(1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and –30%.
(2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and –50%.
(3) Output voltage ripple increases versus typical application.
(4) Typical application. Other check marks indicate possible filter combinations.
(5) Start-up time increased.

8.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, *セクション 6.3* outlines minimum and maximum values for inductance and capacitance. Tolerance and derating must be taken into account when selecting nominal inductance and capacitance.

8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS63900 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
   - Run electrical simulations to see important waveforms and circuit performance,
   - Run thermal simulations to understand the thermal performance of your board,
   - Export your customized schematic and layout into popular CAD formats,
   - Print PDF reports for the design, and share your design with colleagues.
5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See 表 8-2 for typical inductors.

For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the core and conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using Equation 5. Only the equation which defines the switch current in boost mode is shown, because this provides the highest value of current and represents the critical current value for selecting the right inductor.

$$\text{Duty Cycle Boost} \qquad D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \tag{4}$$

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L} \tag{5}$$

where:

- D = Duty Cycle in Boost mode
- f = Converter switching frequency
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 5. Possible inductors are listed in 表 8-2.

表 8-2. List of Recommended Inductors

INDUCTOR VALUE [µH](1)	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (LxWxH mm)
2.2	3.5	21	XFL4020-222ME	Coilcraft	4 x 4 x 2
2.2	1.7	72	SRN3015TA-2R2M	Bourns	3 x 3 x 1.5
2.2	3.1	97	DFE252010F-2R2M	Murata	2.5 x 2 x 1
2.2	2.4	116	DFE201612E-2R2M	Murata	2.0 x 1.6 x 1.2

表 8-2. List of Recommended Inductors (continued)

INDUCTOR VALUE [µH](1)	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (LxWxH mm)
2.2	2.0	190	DFE201210U-2R2M	Murata	2.0 x 1.2 x 1.0

(1) See the *Third-party Products Disclaimer*.

8.2.2.3 Output Capacitor Selection

For the output capacitor, use of small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC is recommended. The recommended nominal output capacitor value is a single 22 µF. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor must be placed as close as possible to the VOUT and GND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in *セクション 6.3*. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response overshoot and undershoot and increases transient response time. Possible output capacitors are listed in 表 8-3.

There is no upper limit for the output capacitance value.

At light load currents the output voltage ripple is dependent on the output capacitor value. Larger output capacitors reduce the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.

表 8-3. List of Recommended Capacitors

CAPACITOR VALUE [µF](1)	VOLTAGE RATING [V]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	6.3	GRM187R60J226ME15	Murata	0603 (1608)
22	6.3	GRM219R60J476ME44	Murata	0805 (3210)
47	6.3	GRM188R60J476ME15	Murata	0603 (1608)

(1) See *Third-party Products Disclaimer*.

8.2.2.4 Input Capacitor Selection

A 10-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63900 converter additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

When operating from a high impedance source, a larger input buffer capacitor is recommended to avoid voltage drops during start-up and load transients.

The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current.

表 8-4. List of Recommended Capacitors

CAPACITOR VALUE [µF](1)	VOLTAGE RATING [V]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
10	6.3	GRM188R60J106ME47	Murata	0603 (1608)
10	10	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	GRM187R60J226ME15	Murata	0603 (1608)

(1) See *Third-party Products Disclaimer*.

8.2.2.5 Setting The Output Voltage

The output voltage is set with CFGx pins (see *セクション 7.3.6*).

8.2.3 Application Curves

表 8-5. Components for Application Characteristic Curves for V_{OUT} = 3.3 V

REFERENCE(1)	DESCRIPTION(2)	PART NUMBER	MANUFACTURER
U1	400-mA ultra low Iq Buck-Boost Converter (2.5 mm x 2.5 mm QFN)	TPS63900DSK	Texas Instruments
L1	2.2 µH, 2.5 mm x 2 mm x 1.2 mm, 3.3 A, 82 mΩ	DFE252012F-2R2M	Murata
C1	10 µF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J106ME47	Murata
C2	22 µF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM187R60J226ME15	Murata
CFG1	36.5 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard
CFG2	0 Ω, 0603 Resistor, 1%, 100 mW	Standard	Standard
CFG3	0 Ω, 0603 Resistor, 1%, 100 mW	Standard	Standard

(1) See *Third-Party Products Disclaimer*
(2) For other output voltages, refer to 表 8-1 for resistor values.

表 8-6. Typical Characteristics Curves

PARAMETER	CONDITIONS	FIGURE
Output Current Capability		
Typical Output Current Capability versus Input Voltage	V_O = 1.8 V to 5.0 V	図 8-2
Switching Frequency		
Typical Burst Switching Frequency versus Output Current	V_I = 3.3 V, V_O = 1.8 V to 5.0 V	図 8-3
Typical Burst Switching Frequency versus Output Current	V_I = 2.0 V, V_O = 1.8 V to 5.0 V	図 8-4
Typical Burst Switching Frequency versus Output Current	V_I = 5.2 V, V_O = 1.8 V to 5.0 V	図 8-5
Efficiency		
Efficiency versus Output Current	V_I = 1.8 V to 5.5 V, V_O = 1.8 V	図 8-6
Efficiency versus Output Current	V_I = 1.8 V to 5.5 V, V_O = 3.3 V	図 8-7
Efficiency versus Output Current	V_I = 1.8 V to 5.5 V, V_O = 5.0 V	図 8-8
Efficiency versus Input Voltage	I_O = 1 µA to 400 mA, V_O = 3.3 V	図 8-9
Switching Waveforms		
Switching Waveforms, Boost Operation	V_I = 1.8 V, V_O = 3.3 V	図 8-10
Switching Waveforms, Boost Operation	V_I = 2.8 V, V_O = 3.3 V	図 8-11
Switching Waveforms, Buck-Boost Operation	V_I = 3.3 V, V_O = 3.3 V	図 8-12
Switching Waveforms, Buck Operation	V_I = 4.0 V, V_O = 3.3 V	図 8-13
Output Voltage Ripple		
Output Voltage Ripple	V_I = 2.0 V, V_O = 1.8 V to 5.0 V	図 8-14
Output Voltage Ripple	V_I = 3.3 V, V_O = 1.8 V to 5.0 V	図 8-15
Output Voltage Ripple	V_I = 5.2 V, V_O = 1.8 V to 5.0 V	図 8-16
Output Voltage Ripple over Temperature	V_I = 3.3 V, V_O = 3.6 V	図 8-17
Regulation Accuracy		
Load Regulation	V_O = 3.3 V	図 8-18
Line Regulation	V_I = 1.8 V to 5.0 V, Load = 1 mA	図 8-19
Transient Performance		
Line Transient, Light Load	V_I = 2.5 V to 4.2 V, V_O = 3.3 V, Load = 1 mA	図 8-20
Line Transient, High Load	V_I = 2.5 V to 4.2 V, V_O = 3.3 V, Load = 100 mA	図 8-21
Load Transient, 100 mA Step	V_I = 1.8 V, V_O = 3.3 V, Load = 0 mA to 100 mA	図 8-22
Load Transient, 100 mA Step	V_I = 3.3 V, V_O = 3.3 V, Load = 0 mA to 100 mA	図 8-23
Load Transient, 100 mA Step	V_I = 1.8 V, V_O = 3.3 V, Load = 0 mA to 100 mA	図 8-24

表 8-6. Typical Characteristics Curves (continued)

PARAMETER	CONDITIONS	FIGURE
Load Transient, 300 mA Step	V_I = 3.3 V, V_O = 1.8 V, Load = 0 mA to 300 mA	図 8-25
Load Transient, 300 mA Step	V_I = 3.3 V, V_O = 3.3 V, Load = 0 mA to 300 mA	図 8-26
Load Transient, 300 mA Step	V_I = 5.5 V, V_O = 3.3 V, Load = 0 mA to 300 mA	図 8-27
Start-up		
Start-up Behavior from Rising Enable	V_I = 3.3 V, V_O = 3.3 V, Load = 100 mA	図 8-28
Start-up Behavior from Rising Enable	V_I = 1.8 V, V_O = 1.8 V, Load = 10 µA	図 8-29
Start-up Behavior from Rising Enable	V_I = 1.8 V, V_O = 5.0 V, Load = 10 µA	図 8-30
Start-up Behavior from Rising Enable	V_I = 1.8 V, V_O = 5.0 V, Load = 1000 µF	図 8-31
ICL (Input Current Limit)		
Start-up with 1 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-32
Start-up with 2.5 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-33
Start-up with 5 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-34
Start-up with 10 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-35
Start-up with 25 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-36
Start-up with 50 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-37
Start-up with 100 mA ICL	V_I = 3.3 V, V_O = 3.3 V, C_O = 300 µF	図 8-38
Short Circuit Behavior		
Short Circuit Behavior	V_I = 3.3 V, V_O = 1.8 V	図 8-39
Short Circuit Behavior	V_I = 3.3 V, V_O = 3.3 V	図 8-40
Short Circuit Behavior	V_I = 3.3 V, V_O = 5.0 V	図 8-41
DVS (Digital Voltage Scaling)		
DVS Behavior at Light Load	V_I = 3.3 V, $V_{O(1)}$ = 2.2 V, $V_{O(2)}$ = 3.6 V, Load = 1 kΩ	図 8-42
DVS Behavior at High Load	V_I = 3.3 V, $V_{O(1)}$ = 2.2 V, $V_{O(2)}$ = 3.6 V, Load = 30 Ω	図 8-43



T_A = 25°C

図 8-2. Typical Output Current Capability versus Input Voltage



V_I = 3.3 V T_A = 25°C

図 8-3. Typical Burst Switching Frequency versus Output Current



V_I = 2.0 V T_A = 25°C

図 8-4. Typical Burst Switching Frequency versus Output Current



V_I = 5.2 V T_A = 25°C

図 8-5. Typical Burst Switching Frequency versus Output Current



V_O = 1.8 V T_A = 25°C

図 8-6. Efficiency versus Output Current



V_O = 3.3 V T_A = 25°C

図 8-7. Efficiency versus Output Current



V_O = 5.0 V T_A = 25°C

図 8-8. Efficiency versus Output Current



V_O = 3.3 V T_A = 25°C

図 8-9. Efficiency versus Input Voltage

V_I = 1.8 V, V_O = 3.3 V No load

図 8-10. Switching Waveforms, Boost Operation



V_I = 2.8 V, V_O = 3.3 V No load

図 8-11. Switching Waveforms, Boost Operation



V_I = 3.3 V, V_O = 3.3 V No load

図 8-12. Switching Waveforms, Buck-Boost Operation



V_I = 4.0 V, V_O = 3.3 V No load

図 8-13. Switching Waveforms, Buck Operation



V_I = 2.0 V T_A = 25°C

図 8-14. Output Voltage Ripple



V_I = 3.3 V T_A = 25°C

図 8-15. Output Voltage Ripple



V_I = 5.2 V T_A = 25°C

図 8-16. Output Voltage Ripple



V_I = 3.3 V, V_O = 3.6 V

図 8-17. Output Voltage Ripple over Temperature



V_O = 3.3 V T_A = 25°C

図 8-18. Load Regulation



V_I = 1.8 V to 5.0 V Load = 1 mA, T_A = 25°C

図 8-19. Line Regulation



V_I = 2.5 V to 4.2 V, V_O = 3.3V Load = 1 mA

図 8-20. Line Transient, Light Load



V_I = 2.5 V to 4.2 V, V_O = 3.3 V Load = 100 mA

図 8-21. Line Transient, High Load



V_I = 1.8 V, V_O = 3.3 V Load = 0 mA to 100 mA, t_r/t_f = 1 µs

図 8-22. Load Transient, 100 mA Step



V_I = 3.3 V, V_O = 1.8 V Load = 0 mA to 100 mA, t_r/t_f = 1 µs

図 8-23. Load Transient, 100 mA Step



V_I = 3.3 V, V_O = 3.3 V Load = 0 mA to 100 mA, t_r/t_f = 1 µs

図 8-24. Load Transient, 100 mA Step



V_I = 3.3 V, V_O = 1.8 V Load = 0 mA to 300 mA, t_r/t_f = 1 µs

図 8-25. Load Transient, 300 mA Step



V_I = 3.3 V, V_O = 3.3 V Load = 0 mA to 300 mA, t_r/t_f = 1 µs

図 8-26. Load Transient, 300 mA Step



V_I = 5.5 V, V_O = 3.3 V Load = 0 mA to 300 mA, t_r/t_f = 1 µs

図 8-27. Load Transient, 300 mA Step



V_I = 3.3 V, V_O = 3.3 V 100-mA resistive load

図 8-28. Start-up Behavior from Rising Enable

V_I = 1.8 V, V_O = 1.8 V 10-µA resistive load

図 8-29. Start-up Behavior from Rising Enable



V_I = 1.8 V, V_O = 5.0 V 10-µA resistive load

図 8-30. Start-up Behavior from Rising Enable



V_I = 3.3 V, V_O = 3.3 V 1000-µF capacitive load

図 8-31. Start-up Behavior from Rising Enable



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-32. Start-up with 1-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-33. Start-up with 2.5-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-34. Start-up with 5-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-35. Start-up with 10-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-36. Start-up with 25-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-37. Start-up with 50-mA ICL



V_I = 3.3 V, V_O = 3.3 V C_I = 32 µF, C_O = 300 µF

図 8-38. Start-up with 100-mA ICL



V_I = 3.3 V, V_O = 1.8 V T_A = 25°C

図 8-39. Short Circuit Behavior



V_I = 3.3 V, V_O = 3.3 V T_A = 25°C

図 8-40. Short Circuit Behavior



V_I = 3.3 V, V_O = 5.0 V T_A = 25°C

図 8-41. Short Circuit Behavior



V_I = 3.3 V, $V_{O(1)}$ = 2.2 V, $V_{O(2)}$ = 3.6 V 1-kΩ resistive load

図 8-42. DVS Behavior at Light Load



V_I = 3.3 V, $V_{O(1)}$ = 2.2 V, $V_{O(2)}$ = 3.6 V 30-Ω resistive load

図 8-43. DVS Behavior at High Load

9 Power Supply Recommendations

The TPS63900 device is designed to operate with input supplies from 1.8 V to 5.5 V. The input supply must be stable and free of noise to achieve the full performance of the device. If the input supply is located more than a few centimeters away from the device, additional bulk capacitance can be required. The input capacitance shown in the application schematics in this data sheet is sufficient for typical applications.

10 Layout

10.1 Layout Guidelines

PCB layout is an important part of any switching power supply design. A poor layout can cause unstable operation, load regulation problems, increased ripple and noise, and EMI issues.

The following PCB layout design guidelines are recommended:

- Place the input and output capacitors close to the device.
- Minimize the area of the input loop, and use short, wide traces on the top layer to connect the input capacitor to the VIN and GND pins.
- Minimize the area of the output loop, and use short, wide traces on the top layer to connect the output capacitor to the VOUT and GND pins.
- The location of the inductor on the PCB is less important than the location of the input and output capacitors. Place the inductor after the input and output capacitors have been placed close to the device. You can route the traces to the inductor on an inner layer if necessary.

10.2 Layout Example

図 10-1 shows an example of a PCB layout that follows the recommendations of the previous section.



図 10-1. PCB Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, *TPS63900 EVM User Guide*

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。*「更新の通知を受け取る」をクリック*して登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

11.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.7 用語集

TI 用語集　この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS63900DSKR	Active	Production	SON (DSK) | 10	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	639
TPS63900DSKR.A	Active	Production	SON (DSK) | 10	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	639
TPS63900DSKRG4.A	Active	Production	SON (DSK) | 10	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	639

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63900DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63900DSKR	SON	DSK	10	3000	210.0	185.0	35.0

DSK 10 WSON - 0.8 mm max height

2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

DSK0010A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218903/B 10/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218903/B 10/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4218903/B 10/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265