







TPS631000 JAJSN70B - OCTOBER 2021 - REVISED JUNE 2022

TPS631000 1.5A 出力電流、高電力密度昇降圧コンバ-

1 特長

- 入力電圧範囲:1.6V~5.5V
 - スタートアップ時のデバイス入力電圧 > 1.65V
- 1.2V~5.3V の出力電圧範囲 (調整可能)
- 高い出力電流能力、3Aピーク・スイッチ電流
 - V_{IN}≧3V、V_{OUT} = 3.3V 時の出力電流:2A
 - V_{IN} ≧ 2.7V、V_{OUT} = 3.3V 時の出力電流:1.5A
- 全負荷範囲にわたって高効率を実現
 - 静止電流 8µA (標準値)
 - パワーセーブ・モード
- 1A 電流ステップで 150mV の負荷ステップ応答
- ピーク電流昇降圧モード・アーキテクチャ
 - 20mV 未満の出力リップルでのシームレスなモ ード遷移
 - 順方向および逆方向電流動作
 - あらかじめ出力にバイアスを印加した状態で起
 - 2MHz スイッチングの固定周波数動作
- 安全で堅牢な動作を実現する機能
 - 過電流イベントおよび短絡保護
 - アクティブ・ランプを採用したソフト・スター ト機能内蔵
 - 過熱保護および過電圧保護
 - 負荷の切り離しを伴う真のシャットダウン機能
 - 順方向および逆方向の電流制限
- 小型ソリューション・サイズ
 - 小型の 1µH インダクタ
 - 0805 出力コンデンサ 1 個で V_{OUT} の全範囲に わたって動作
- WEBENCH® Power Designer により、TPS631000 を使用するカスタム設計を作成

LX. LX2 VOUT MODE To/From

代表的なアプリケーション

2 アプリケーション

- システム・プリレギュレータ (スマートフォン、タ ブレット、端末、テレマティクス)
- ポイント・オブ・ロード・レギュレーション (有線 センサ、ポート/ケーブル・アダプタ、ドングル)
- 指紋、カメラ・センサ (電子スマート・ロック、IP ネットワーク・カメラ)
- RF アンプ電源 (スマート・センサ)
- 電圧スタビライザ (データコム、光モジュール、冷 却 / 加熱)

3 概要

TPS631000 は、固定周波数でピーク電流モード制御 を行う昇降圧コンバータです。このデバイスのピーク 電流制限 (標準値) は 3A で、入力電圧範囲は 1.6V~ 5.5V です。TPS631000 は、システム・プリレギュレ ータおよび電圧スタビライザ用の電源ソリューション を実現します。


入力電圧に応じて自動的に昇圧モード、降圧モード、 3 サイクル昇降圧モード (入力電圧が出力電圧とほぼ 等しい場合) で動作します。モード間の遷移は定義さ れたデューティ・サイクルで発生し、モード間の不要 な切り替えが避けられるので出力電圧リップルを減ら すことができます。8µA の静止電流とパワー・セー ブ・モードの電力により、軽負荷から無負荷までの状 況で最高の効率を実現します。

TPS631000 は、1.2mm × 2.1mm SOT-583 パッケー ジ、 1µH インダクタ、1 個の 0805 出力コンデンサを 使用した非常に小型のソリューション・サイズを提供 します。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)					
TPS631000	SOT-583	1.6mm × 2.1mm					

利用可能なすべてのパッケージについては、このデータシー トの末尾にある注文情報を参照してください。



効率と出力電流との関係 (V_{OUT} = 3.3V)



Table of Contents

1 特長	1	8 Application and Implementation	10
2 アプリケーション	1	8.1 Application Information	
3 概要		8.2 Typical Application	10
4 Revision History	2	9 Power Supply Recommendations	17
5 Pin Configuration and Functions	3	10 Layout	18
6 Specifications		10.1 Layout Guidelines	
6.1 Absolute Maximum Ratings		10.2 Layout Example	18
6.2 ESD Rating	4	11 Device and Documentation Support	
6.3 Recommended Operating Conditions		11.1 Device Support	19
6.4 Thermal Information	4	11.2 Receiving Notification of Documentation Updates	19
6.5 Electrical Characteristics	5	11.3 サポート・リソース	19
7 Detailed Description	6	11.4 Trademarks	19
7.1 Overview		11.5 Electrostatic Discharge Caution	19
7.2 Functional Block Diagram	6	11.6 Glossary	
7.3 Feature Description	6	12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes	8	Information	20

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (January 2022) to Revision B (June 2022)	Page
Removed reference to PSM	
• Updated 表 8-2	
• Updated 表 8-6	14
Changes from Revision * (October 2021) to Revision A (January 2022)	Page
• ドキュメントのステータスを事前情報から量産データに変更	



5 Pin Configuration and Functions




図 5-1. 8-Pin DRL SOT-5X3 Package (Top View)

表 5-1. Pin Functions

P	IN	I/O ⁽¹⁾	DESCRIPTION		
NAME	NO.	- I/O(**	DESCRIPTION		
VOUT	1	PWR	Power stage output		
LX2	2	PWR	Inductor switching node of the boost stage		
LX1	3	PWR	Inductor switching node of the buck stage		
VIN	4	PWR	Supply input voltage		
EN	5	I	Device enable. Set High to enable and Low to disable. It must not be left floating.		
MODE	6	1	PFM/PWM selection. Set Low for power save mode, set High for forced PWM. It must not be left floating.		
GND	7	PWR	Power ground		
FB	8	I	Voltage feedback. Sensing pin		

⁽¹⁾ PWR = power, I = input



6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V	Input voltage (VIN, LX1, LX2, VOUT, EN, FB, MODE)(2)	-0.3	6	V
VI	Input voltage for less than 10 ns (LX1, LX2) ⁽²⁾	-0.3	7	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Rating

			VALUE	UNIT
V	V	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	± 500	'	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VI	Supply voltage		1.6		5.5	V
Vo	Output voltage		1.2		5.3	V
Cı	Input capacitance	V _I = 1.6 V to 5.5 V	4.2			μF
_	Output conscitance	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 3.6 \text{ V}$, nominal value at $\text{V}_{\text{O}} = 3.3 \text{ V}$	10.4	16.9	330	μF
Co	Output capacitance	$3.6 \text{ V} < \text{V}_{\text{O}} \le 5.3 \text{ V}$, nominal value at $\text{V}_{\text{O}} = 5 \text{ V}$	7.95	10.6	330	μF
L	Inductance		0.7	1	1.3	μH
TJ	Operating junction temperature range		-40		125	°C

6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TPS631000	
	THERMAL METRIC ⁽¹⁾	DRL PACKAGE	UNIT
		8 PINS	
R _{⊝JA}	Junction-to-ambient thermal resistance	132.7	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	43.8	°C/W
R _{OJB}	Junction-to-board thermal resistance	27.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.6	°C/W
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS631000

⁽²⁾ All voltage values are with respect to network ground terminal, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at $V_1 = 3.8 \text{ V}$, $V_0 = 3.3 \text{ V}$, and $T_1 = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY								
I _{SD}	Shutdown current into VIN		V _I = 3.8 V, V _(EN) = 0 V	T _J = 25°C		0.5	0.9	μA
-30	Quiescent current into VIN		$V_1 = 2.2 \text{ V}, V_0 = 3.3 \text{ V}, V_{(EN)}$			0.15	6.1	μA
IQ	Quiescent current into VOUT	•	$V_1 = 2.2 \text{ V}, V_0 = 3.3 \text{ V}, V_{(EN)}$,		8		μA
V _{IT+}	Positive-going UVLO thresho		11 =:= 1, 10 =:= 1, 1(E)	v) === 1, =g	1.5	1.55	1.599	V
V _{IT} _	Negative-going UVLO thresh		During start-up		1.4	1.45	1.499	V
V _{hys}	UVLO threshold voltage hyst		Daining start up		99			mV
V _{I(POR)T+}	Positive-going POR threshold		maximum of V _I or V _O		1.25	1.45	1.65	V
V _{I(POR)T-}	Negative-going POR thresho				1.22	1.43	1.6	V
I/O SIGNAL		.a ronago						
V _{T+}	Positive-going threshold voltage	EN, MODE			0.77	0.98	1.2	V
V _{T-}	Negative-going threshold voltage	EN, MODE			0.5	0.66	0.76	V
V _{hys}	Hysteresis voltage	EN, MODE				300		mV
I _{IH}	High-level input current	(EN, MODE)	V _(EN) = V _(MODE) = 1.5 V, no pullup resistor			±0.01	±0.25	μΑ
I _{IL}	Low-level input current	(EN, MODE)	$V_{(EN)} = V_{(MODE)} = 0 V,$			±0.01	±0.1	μA
I _{Bais}	Input bias current	(EN, MODE)	V _(EN) = 5.5 V			±0.01	±0.3	μA
POWER SV	NITCH							
		Q1				45		mΩ
		Q2	$V_1 = 3.8 \text{ V}, V_0 = 3.3 \text{ V},$			50		mΩ
r _{DS(on)}	On-state resistance	Q3	test current = 0.2 A			50		mΩ
		Q4				85		mΩ
			V _I = 0 V,	T _J = 25°C		0.8	2	μA
I _{Reverse}	Reverse current into VOUT		$V_{O} = 3.3 \text{ V},$ $V_{(EN)} = 0 \text{ V}$	T _J = -40°C to 125°C			12	μA
CURRENT	LIMIT		(EN) 0 1					
				Output sourcing current	2.6	3	3.35	Α
$I_{L(PEAK)}$	Switch peak current limit (1)	Q1	V _O = 3.3 V	Output sinking current, V _I = 3.3 V	-0.7	-0.55	-0.45	A
I _{PFM_entry}	The output current at PFM m threshold (peak) current (1)	ode entry	I _O falling			145		mA
OUTPUT								
CONTROL	[FEEDBACK PIN]							
V _{FB}	Reference voltage on feedba	ck pin			495	500	505	mV
PROTECTI	ON FEATURES							
V _{T+(OVP)}	Positive-going OVP threshold voltage	d			5.55	5.75	5.95	V
V _{T+(IVP)}	Positive-going IVP threshold voltage				5.55	5.75	5.95	V
TIMING PA	RAMETERS							
t _{d(EN)}	Delay between a rising edge and the start of the output vo					0.87	1.5	ms
	Soft-start ramp time				6.42	7.55	8.68	ms
t _{d(ramp)}	Cont ottain rainip timo				0			

⁽¹⁾ Current limit production test are performed under DC conditions. The current limit in operation will be somewhat higher and depend on propagation delay and the applied external components.




7 Detailed Description

7.1 Overview

The TPS631000 is a constant frequency peak current mode control buck-boost converter. The converter uses a fixed-frequency topology with approximately 2-MHz switching frequency. The modulation scheme has three clearly defined operation modes where the converter enters with defined thresholds over the full operation range of V_{IN} and V_{OUT} . The maximum output current is determined by the Q1 peak current limit, which is typically 3 A.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The input voltage of the VIN pin is continuously monitored if the device is not in shutdown mode. UVLO only stops or starts the converter operation. The UVLO does not impact the core logic of the device. UVLO avoids a brownout of the device during device operation. In case the supply voltage on the VIN pin is lower that the negative-going threshold of UVLO, the converter stops its operation. To avoid a false disturbance of the power conversion, the UVLO falling threshold logic signal is digitally de-glitched.

If the supply voltage on the VIN pin recovers to be higher than the UVLO rising threshold, the converter returns to operation. In this case, the soft-start procedure restarts faster than under start-up without a pre-biased output.

7.3.2 Enable and Soft Start




図 7-1. Typical Soft-Start Behavior

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS631000 is enabled and starts up after a short delay time, $t_{d(EN)}$.

The TPS631000 has an inductor peak current clamp to limit inrush current during start-up. When the minimum current clamp ($I_{L(lim_SS)}$) is lower than the current that is necessary to follow the voltage ramp, the current automatically increases to follow the voltage ramp. The minimum current limit ensures as fast as possible soft start if the capacitance is chosen lower than what the ramp time $t_{d(RAMP)}$ was selected for.

In a typical start-up case as shown in \boxtimes 7-1 (low output load, typical output capacitance), the minimum current clamp limits the inrush current and charges the output capacitor. The output voltage then rises faster than the reference voltage ramp (see phase A in \boxtimes 7-1). To avoid an output overshoot, the current clamp is deactivated when the output is close to the target voltage and follows the reference voltage ramp slew value given by the voltage ramp, which is finishing the start up (see phase B in \boxtimes 7-1). The transition from the minimum current clamp operation is sensed by using the threshold 95% × V_{OUT_TARGET} . After phase B, the output voltage is well regulated to the nominal target voltage. The current waveform depends on the output load and operation mode.

7.3.3 Adjustable Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is given by V_{FB} . The low-side resistor R2 (between FB and GND) must not exceed 100 kΩ. The high-side resistor R1 (between FB and VOUT) is calculated by \pm 1.

$$R1 = R2 \times (V_{OUT} / V_{FB} - 1) \tag{1}$$

The typical V_{FB} voltage is 0.5 V.

7.3.4 Mode Selection (PFM/FPWM)

The mode pin is a digital input to enable PFM/FPWM.

When the MODE pin is connected to logic low, the device works in auto PFM mode. The device features a power save mode to maintain the highest efficiency over the full operating output current range. PFM automatically changes the converter operation from CCM to pulse frequency modulation.

When the MODE pin is connected to logic high, the device works in forced PWM mode, regardless of the output current, to achieve minimum output ripple.

7.3.5 Reverse Current Operation

The device can support reverse current operation (the current flows from VOUT pin to VIN pin). If the output feedback voltage on the FB pin is higher than the reference voltage, the converter regulation forces a current into the input capacitor. The reverse current operation is independent of the V_{IN} voltage or V_{OUT} voltage ratio, hence it is possible on all device operation modes boost, buck, or buck-boost.

7.3.6 Protection Features

The following sections describe the protection features of the device.

7.3.6.1 Input Overvoltage Protection

The TPS631000 has input overvoltage protection. It avoids any damage to the device in case the current flows from the output to the input and the input source cannot sink current (for example, a diode in the supply path).

If forced PWM mode is active, the current can go negative until it reaches the sink current limit. Once the input voltage threshold, $V_{T+(IVP)}$, is reached on the VIN pin, the protection disables forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, forced PWM mode can be activated again.

7.3.6.2 Output Overvoltage Protection

The TPS631000 has the output overvoltage protection. It avoids any damage to the device in case the external feedback pin is not working properly.

If the output voltage threshold $V_{T+(OVP)}$ is reach on the VOUT pin, the protection disables converter power stage and enter a high impedance at the switch nodes.

7.3.6.3 Short Circuit Protection

The device features peak current limit performance at short circuit protection. Z 7-2 shows a typical device behavior of an short/overload event of the short circuit protection.




図 7-2. Typical Device Behavior During Short Circuit Protection

7.3.6.4 Thermal Shutdown

To avoid thermal damage of the device, the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the thermal threshold. After the temperature drops below the thermal shutdown hysteresis, the converter returns to normal operation.

7.4 Device Functional Modes

The device has two functional modes: off and on. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated






図 7-3. Device Functional Modes

8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS631000 is a high-efficiency, low-quiescent current, buck-boost converter. The device is suitable for applications needing a regulated output voltage from an input supply that can be higher or lower than the output voltage.

8.2 Typical Application




図 8-1. 3.3-V_{OUT} Typical Application

8.2.1 Design Requirements

The design parameters are listed in 表 8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Input voltage	2.7 V to 4.3 V
Output voltage	3.3 V
Output current	1.5 A

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631000 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.

- www.tij.co.jp
- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- Inductor ripple current
- Output voltage ripple
- Transition point into power save mode
- Efficiency

See 表 8-2 for typical inductors.

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using 式 3. Only the equation that defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (2)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(3)

where:

- D = duty cycle in boost mode
- f = converter switching frequency (typical 2.2 MHz)
- L = inductor value
- η = estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using 式 3. Possible inductors are listed in 表 8-2.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 8-2. List of Recommended Inductors

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER ⁽¹⁾	SIZE (L × W × H mm)
1	4.3	42	DFE252012P-1R0M=P2	MuRata	2.5 × 2.0 × 1.2
1	4.2	43	HTEK20161T-1R0MSR	Cyntec	2.0 × 1.6 × 1.0
1	2.2	75	MAKK2016T1R0M ⁽²⁾	Taiyo Yuden	2.0 × 1.6 × 1.0
1	2.0	144	DFE18SAN1R0ME0 (2)	Murata	1.6 × 0.8 × 0.8

- (1) See the Third-Party Products Disclaimer.
- (2) This inductor does not support full output current range.

8.2.2.3 Output Capacitor Selection

For the output capacitor, use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 47 μ F. If, for any reason, the application requires the use of large capacitors that cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in $\pm 29 \pm 26.3$. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot and increases transient response time. Possible output capacitors are listed in $\pm 8-3$.

There is no upper limit for the output capacitance value.

表 8-3. List of Recommended Capacitors

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	VOLTAGE RATING [V] ESR [mΩ] PART NUMBER		mΩ] PART NUMBER MANUFACTURER ⁽¹⁾	
47	6.3	10	GRM219R60J476ME44	Murata	0805 (2012)
47	10	40	CL10A476MQ8QRN	Semco	0603 (1608)

(1) See the Third-Party Products Disclaimer.

8.2.2.4 Input Capacitor Selection

A 22-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS631000, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

表 8-4. List of Recommended Capacitors

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER ⁽¹⁾	SIZE (METRIC)	
22	6.3	43	GRM187R61A226ME15	Murata	0603 (1608)	
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)	

(1) See the Third-Party Products Disclaimer.

8.2.2.5 Setting the Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal.

The low-side resistor R2 (between FB and GND) should not exceed 100 kΩ. The high-side resistor (between FB and VOUT) R1 is calculated with \pm 4.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (4)

where


• V_{FB} = 500 mV

表 8-5. Resistor Selection For Typical Output Voltages

V _{OUT}	R1	R2
2.5 V	365	91
3.3 V	511	91
3.6 V	562	91
5 V	806	91




8.2.3 Application Curves






8.2.3 Application Curves (continued)





8.2.3 Application Curves (continued)



8.2.3 Application Curves (continued)




表 8-6. Components for Application Characteristic Curves for V_{OUT} = 3.3 V

REFERENCE	DESCRIPTION(2)	PART NUMBER	MANUFACTURER ⁽¹⁾
U1	High Power Density 1.5 A Buck-Boost Converter	TPS631000	Texas Instruments
L1	1.0 μ H, 2.5 mm x 2.0 mm, 4.3 A, 42 m Ω	DFE252012P-1R0M=P2	MuRata
C1	22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM187R61A226ME15	Murata
C2	47 μF, 0805, Ceramic Capacitor, ±20%, 6.3 V	GRM219R60J476ME44	Murata
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard

- (1) See the Third-Party Products Disclaimer.
- (2) For other output voltages, refer to 表 8-5 for resistor values.

9 Power Supply Recommendations

The TPS631000 device has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS631000.



10 Layout

10.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS631000 device.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route
 wide and direct traces to the input and output capacitors results in low trace resistance and low parasitic
 inductance.
- The sense trace connected to FB is signal trace. Keep these traces away from LX1 and LX2 nodes.

10.2 Layout Example




図 10-1. Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

11.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631000 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - · Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 サポート・リソース

TI E2E™ サポート・ フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS631000DRLR	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	Call TI Sn	Level-1-260C-UNLIM	-40 to 125	2N4W
TPS631000DRLR.A	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2N4W

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-May-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS631000DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3

www.ti.com 20-May-2022




*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Height (mm)	
	TPS631000DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月