TEXAS INSTRUMENTS
TPS63050, TPS63051
JAJSHS1D – JULY 2013 – REVISED AUGUST 2019

TPS6305x 1A スイッチと可変ソフトスタート機能搭載のシングル・インダクタ昇降圧コンバータ

1 特長

- 降圧モードと昇圧モードの間を継ぎ目なく移行する真の昇降圧コンバータ
- 2.5V～5.5V の入力電圧範囲
- 0.5A の連続出力電流：V_{IN} ≥ 2.5V、V_{OUT} = 3.3V
- 可変および固定出力電圧バージョン
- 効率：90% 超 (昇圧モード)、95% 超 (降圧モード)
- スイッチング周波数：2.5MHz (標準値)
- 可変の平均入力電流制限
- 可変のソフトスタート時間
- デバイス静止電流：60µA 未満
- 自動パワー・セーブ・モードまたは強制 PWM モード
- シャットダウン中の負荷切断
- 過熱保護
- 小型の 1.6mm × 1.2mm、12 ピン WCSP および 2.5mm × 2.5mm、12 ピン HotRod™ QFN パッケージ
- カスタム設計を作成可能
  - WEBENCH® Power Designer により TPS63050 を使用するカスタム設計を作成
  - WEBENCH® Power Designer により TPS63051 を使用するカスタム設計を作成

2 アプリケーション

- 携帯電話、スマートフォン
- タブレット PC
- PC およびスマートフォンのアクセサリ
- バッテリ動作のアプリケーション
- スマート電力網 / スマート・メータ

3 概要

TPS6305x ファミリのデバイスは、高効率で静止電流の小さい昇降圧コンバータであり、入力電圧が出力よりも高いアプリケーションまたは低いアプリケーションに適しています。

連続出力電流は、昇圧モードで最大 500mA、降圧モードで最大 1A です。スイッチの最大平均電流は 1A (標準値) に制限されます。TPS6305x ファミリのデバイスは入力電圧に応じて降圧モードと昇圧モードを自動的に切り替え、モード間をシームレスに移行しながら、入力電圧範囲全体にわたって出力電圧をレギュレートします。

この昇降圧コンバータは、最大の効率を得るために同期整流を使用した固定周波数パルス幅変調 (PWM) コントローラを利用しています。負荷電流が低い時にはコンバータがパワー・セーブ・モードに移行し、負荷電流範囲の全体にわたって高効率を維持します。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS63050 TPS63051	DSBGA (12)	1.56mm × 1.16mm
	VQFN (12)	2.50mm×2.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図(WCSP)



効率と出力電流との関係



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

目次

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (July 2015) から **Revision D** に変更 — **Page**

- データシートに WEBENCH へのリンクを追加 ... 1
- Changed the *Pin Configurations* ... 5
- Changed the quiescent current V_{IN} max value From: 60 µA To: 65 µA in the *Electrical Characteristics* ... 7
- Added Note: Conditions: T_J = –40°C to 85°C To the quiescent current and shutdown current in the *Electrical Characteristics* ... 7

Revision B (April 2015) から **Revision C** に変更 — **Page**

- 「特長」に新しいパッケージ・オプションを 追加 ... 1
- 「製品情報」表に VQFN パッケージを 追加 ... 1
- Added HotRod Pin Configuration and Functions ... 5
- Added Parameter Measurement Circuit for HotRod package option ... 16

Revision A (February 2014) から **Revision B** に変更 — **Page**

- 「概要」セクション 変更 ... 1
- グラフィック画像 変更 ... 1
- Changed *Ordering Information* table To:*Device Comparison Table* ... 5
- Changed "Handling Ratings" table to "ESD Rating" table and moved T_{stg} spec to the Absolute Maximum Ratings table ... 6
- Moved some Typical Characteristics graphs to the Application Curves section ... 9

Copyright © 2013–2019, Texas Instruments Incorporated

2013年7月発行のものから更新 **Page**

- 「*製品情報*」および「*ESD 定格*」表、「*機能説明*」セクション、「*デバイスの機能モード*」セクション、「*アプリケーションと実装*」セクション、「*電源に関する推奨事項*」セクション、「*レイアウト*」セクション、「*デバイスおよびドキュメントのサポート*」セクション、「*メカニカル、パッケージ、および注文情報*」セクション 追加 4
- データシート全体を通して TPS63050 デバイスの仕様と概要を 追加 4
- Changed Figure 34, PCB Layout 24
- Changed Figure 35, PCB Layout 24

Copyright © 2013–2019, Texas Instruments Incorporated

5 概要（続き）

PFM/PWM ピンにより、PFM/PWM 自動切り替えモード動作と強制 PWM モード動作を選択できます。PWMモードでは、標準2.5MHzの固定周波数が使用されます。出力電圧は外付けの分圧抵抗を使用してプログラム可能ですが、チップ内部で固定にもできます。コンバータをディスエーブルにすれば、バッテリの消耗を最小限に抑えることができます。シャットダウン時には、バッテリーから負荷が切断されます。このデバイスは、12 ピン DSBGA および 12 ピン HotRod パッケージで供給されます。

Copyright © 2013–2019, Texas Instruments Incorporated

6 Device Comparison Table

PART NUMBER (1)	V_{OUT}
TPS63050	Adjustable
TPS63051	3.3 V

(1) For all available packages, see the orderable addendum at the end of the datasheet

7 Pin Configuration and Functions

YFF Package
12-Pin DSBGA
Top View



RMW Package
12-Pin HotRod
Top View



Pin Functions

PIN			I/O	DESCRIPTION
NAME	WCSP	HotRod		
EN	A3	11	I	Enable input. (1 enabled, 0 disabled). It must not be left floating
FB	D2	5	I	Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions1
GND	B1	2,9		Ground for Power stage and Control stage
ILIM0	B2	10	I	Programmable inrush current limit input works together with I_{LIM1}. See table on page 1. It must not be left floating
ILIM1	B3	See (1)	I	Programmable inrush current limit input works together with I_{LIM0}. See 効率と出力電流との関係 on page 1. Do not leave floating
L1	A1	1		Connection for Inductor
L2	C1	3		Connection for Inductor
PFM/PWM	C2	6	I	0 for PFM mode 1 for forced PWM mode. It must not be left floating
PG	C3	8	O	Power good open drain output
SS	D3	7	I	Adjustable Soft-Start. If left floating default soft-start time is set
VIN	A2	12	I	Supply voltage for power stage and control stage
VOUT	D1	4	O	Buck-boost converter output

(1) Only available with DSBGA package, for VQFN package ILIM1 is internally connected to voltage level > V_{IH}

Copyright © 2013–2019, Texas Instruments Incorporated

8 Specifications

8.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage(2)	V_{IN}, L1, EN, V_{OUT}, FB, V_{IN}A, PFM/PWM	–0.3	7	V
	L2(3)	–0.3	7	
	L2(4)	–0.3	9.5	
Operating junction temperature, T_J		–40	150	°C
Operating ambient temperature, T_A		–40	85	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground pin.
(3) DC voltage rating.
(4) AC voltage rating.

8.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±1500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±700	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

See (1)		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	2.5		5.5	V
I_{OUT}	Output current			0.5	A
L	Inductance(2)	1	1.5	2.2	µH
C_{OUT}	Output capacitance(3)	10			µF
T_A	Operating ambient temperature	–40		85	°C
T_J	Operating virtual junction temperature	–40		125	°C

(1) Refer to the Application Information section for further information
(2) Effective inductance value at operating condition. The nominal value given matches a typical inductor to be chosen to meet the inductance required.
(3) Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower then the nominal value when a voltage is applied. This is why the capacitance is specified to allow the selection of the nominal capacitor required with the DC bias effect for this type of capacitor. The nominal value given matches a typical capacitor to be chosen to meet the minimum capacitance required.

8.4 Thermal Information

THERMAL METRIC(1)		TPS6305x		UNIT
		WCSP	RMW	
		12 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89.9	37.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	30.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.9	8.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	2.9	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	43.7	7.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2013–2019, Texas Instruments Incorporated

8.5 Electrical Characteristics

V_{IN} = 3.6 V, T_J = –40°C to 125°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY							
V_{IN}	Input voltage range			2.5		5.5	V
V_{IN_Min}	Minimum input voltage to turn on in full load		I_{OUT} = 500 mA		2.7		V
I_{OUT}	Output current(1)		I_{LIM0} = V_{IH}, I_{LIM1} = V_{IH},		500		mA
I_Q	Quiescent current (2)	V_{IN}	I_{OUT} = 0 mA, EN = V_{IN} = 3.6 V, V_{OUT} = 3.3 V		43	65	µA
		V_{OUT}	I_{OUT} = 0 mA, EN = V_{IN} = 3.6 V, V_{OUT} = 3.3 V			10	
I_{sd}	Shutdown current (2)		EN = 0 V		0.1	1	µA
$UVLO_{TH}$	Undervoltage lockout threshold		V_{IN} falling	1.6	1.7	1.8	V
$UVLO_{hys}$	Undervoltage lockout hysteresis				200		mV
T_{SD}	Thermal shutdown		Temperature rising		140		°C
T_{SD}(hys)	Thermal shutdown hysteresis				20		°C
LOGIC SIGNALS EN, I_{LIM0}, I_{LIM1}							
V_{IH}	High level input voltage		V_{IN} = 2.5 V to 5.5 V	1.2			V
V_{IL}	Low level voltage Input Voltage		V_{IN} = 2.5 V to 5.5 V			0.3	V
I_{lkg}	Input leakage current		PFM / PWM, EN, I_{LIM0}, I_{LIM1} = GND or V_{IN}		0.01	0.1	µA
POWER GOOD							
V_{OL}	Low level voltage		I_{sink} = 100 µA			0.3	V
I_{PG}	PG sinking current		V = 0.3 V			0.1	mA
I_{lkg}	Input leakage current		V_{PG} = 3.6 V		0.01	0.1	µA
OUTPUT							
V_{OUT}	Output voltage range			2.5		5.5	V
V_{FB}	TPS63050 feedback regulation voltage				0.8		V
V_{FB}	TPS63050 feedback voltage accuracy		PWM mode	–1.1%		1.1%	
V_{FB}	TPS63050 feedback voltage accuracy(3)		PFM mode	–1%		3%	
V_{OUT}	TPS63051 output voltage accuracy		PWM mode	3.27	3.3	3.34	V
V_{OUT}	TPS63051 output voltage accuracy(3)		PFM mode	3.27	3.3	3.39	V
$I_{PWM->PFM}$	Minimum output current to enter PFM mode		V_{IN} = 3 V; V_{OUT} = 3.3 V		150		mA
I_{FB}	TPS63050 feedback input bias current		V_{FB} = 0.8 V		10	100	nA
$R_{DS(on)}$	Input high-side FET on-resistance		I_{SW} = 500 mA		145		mΩ
	Output high-side FET on-resistance		I_{SW} = 500 mA		95		mΩ
	Input low-side FET on-resistance		I_{SW} = 500 mA		170		mΩ
	Output low-side FET on-resistance		I_{SW} = 500 mA		115		mΩ
I_{IN_MAX}	Input current-limit boost mode		I_{LIM0} = V_{IH}, I_{LIM1} = V_{IH},V_{IN} = 2.7 V to 3 V, V_{OUT} = 3 V	480		1240	mA
			I_{LIM0} = V_{IH}, I_{LIM1} = V_{IH},V_{IN} = 2.7 V to 3.3 V, V_{OUT} = 3.3 V,	550		1400	mA
			I_{LIM0} = V_{IH}, I_{LIM1} = V_{IH},V_{IN} = 2.7 V to 4.5 V, V_{OUT} = 4.5 V,	630		1950	mA

(1) For minimum and maximum output current in a specific working point see Figure 1 and Figure 2; and Equation 1 through Equation 4.
(2) Conditions: T_J = –40°C to 85°C
(3) Conditions: f = 2.5 MHz, L = 1.5 µH, C_{OUT} = 10 µF

Copyright © 2013–2019, Texas Instruments Incorporated

Electrical Characteristics (continued)

V_{IN} = 3.6 V, T_J = –40°C to 125°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{SS_IN}	Programmable inrush current limit(4)	I_{LIM0} = V_{IL}, I_{LIM1} = V_{IL}, V_{IN} = 3 V,V_{OUT} = 3.3 V, (Available for DBGA only)		0.4×I_{IN_MAX}		mA
		I_{LIM0} = V_{IH}, I_{LIM1} = V_{IL}, V_{IN} = 3 V,V_{OUT} = 3.3 V, (Available for DBGA only)		0.5×I_{IN_MAX}		
		I_{LIM0} = V_{IL}, I_{LIM1} = V_{IH}, V_{IN} = 3 V,V_{OUT} = 3.3 V		0.65×I_{IN_MAX}		
		I_{LIM0} = V_{IH}, I_{LIM1} = V_{IH}, V_{IN} = 3 V,V_{OUT} = 3.3 V		I_{IN_MAX}		
I_{SS}	Soft-start current TPS63051			1		µA
I_{SS}	Soft-start current TPS63050			3.2		µA
	Line regulation	V_{IN} = 2.5 V to 5.5 V, I_{OUT} = 500 mA, PWM mode		0.963		mV/V
	Load regulation	V_{IN} = 3.6 V, I_{OUT} = 0 mA to 500 mA, PWM mode		4		mV/A

(4) For variation of this parameter with Input voltage see Figure 3.

8.6 Switching Characteristics

V_{IN} = 3.6 V, T_J = –40°C to 125°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
f_s	Switching frequency			2.5		MHz
t_{SS}	Softstart time	V_{OUT} = EN = low to high, SS = floating, Buck mode V_{IN} = 3.6 V, V_{OUT} = 3.3 V, I_{OUT} = 500 mA(1)		280		µs
		V_{OUT} = EN = low to high, SS = floating, Boost mode V_{IN} = 2.5 V, V_{OUT} = 3.3 V, I_{OUT} = 500 mA(1)		600		
t_d	Start up delay	Time from when EN = high to when device starts switching		100		µs

(1) For variation of this parameter with Input voltage see Figure 3.

Copyright © 2013–2019, Texas Instruments Incorporated

8.7 Typical Characteristics



Figure 1. Maximum Average Input Current vs Input Voltage



Figure 2. Minimum Average Input Current vs Input Voltage



Figure 3. Programmable Average Input Current vs Input Voltage(1)

(1) All options only available with the DSBGA package. For VQFN package ILIM1 is internally connected to voltage level > V_{IH}

9 Detailed Description

9.1 Overview

The TPS6305x devices use 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over the complete input voltage and output power range. To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required by the configuration. It always uses one active switch, one rectifying switch, one switch held on, and one switch held off. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are switching at the same time. Keeping one switch on and one switch off eliminates their switching losses. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep higher efficiency.

The device provides a seamless transition from buck to boost or from boost to buck operation.

9.2 Functional Block Diagrams



Figure 4. TPS63050 Block Diagram

Copyright © 2013–2019, Texas Instruments Incorporated

Functional Block Diagrams (continued)



Figure 5. TPS63051 Block Diagram

Copyright © 2013–2019, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Power Good

The TPS6305x devices have a PG output. The power good goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 0.1 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The power good is valid as long as the converter is enabled and V_{IN} is present. The power good goes low when the device is in undervoltage lockout, in thermal shutdown or in current limit.

If EN is pulled low and one of the pins I_{LIM0} or I_{LIM1} is high, then the PG pin is low. If both pins, I_{LIM0} and I_{LIM1} are low, the PG is open drain. In this case the PG pin, follows its pullup voltage. If this is not desired, one of the two pins I_{LIM0} or I_{LIM1}, must be set high. Table 1 lists the PG pin functionality.

Table 1. Power Good Settings

EN	ILIM1	ILIM0	PG
0	1	1	0
0	1	0	0
0	0	1	0
0	0	0	Open Drain

9.3.2 Overvoltage Protection

Overvoltage protection is implemented to limit the maximum output voltage. In case of overvoltage condition, the voltage amplifier regulates the output voltage to typically 6.7 V.

9.3.3 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 1.7 V with a 200-mV hysteresis.

9.3.4 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 140°C with a 20°C hysteresis.

9.3.5 Soft Start

To minimize inrush current and output voltage overshoot during start up, the device has a soft start. At turn on, the input current raises monotonically until the output voltage reaches regulation. The TPS6305x devices charge the soft start capacitor, at the SS pin, with a constant current of typically 1 µA. The input current follows the current used to charge the capacitor at the SS pin. The soft start operation is completed once the voltage at the SS pin has reached typically 1.3 V. Figure 3 shows the value of the soft start capacitor in respect to the soft-start time.

The soft-start time is the time from when the EN pin is asserted to when the output voltage has reached 90% of its nominal value. There is typically a 100-µs delay time from EN pin assertion to the start of the switching activity. The soft-start time depends on the load current, the input voltage, and the output capacitor. The soft-start time in boost mode is longer then the time in buck mode and it also depends on the load current, input voltage and output capacitor.

The soft-start time in Figure 3 is referred to typical application with 10-µF effective output capacitance.

The inductor current is able to increase and always assure a soft start unless a real short circuit is applied at the output.

9.3.6 Short Circuit Protection

The TPS6305x devices provide short circuit protection. When the output voltage does not increase above 1.2 V, a short circuit is detected and the output current is limited to 1.5 A.

Copyright © 2013–2019, Texas Instruments Incorporated

9.4 Device Functional Modes

9.4.1 Control Loop Description



Figure 6. Average Current Mode Control

The controller circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. Figure 6 shows the control loop.

The noninverting input of the transconductance amplifier, gm_v, is assumed to be constant. The output of gm_v defines the average inductor current. The inductor current is reconstructed by measuring the current through the high side buck MOSFET. This current corresponds exactly to the inductor current in boost mode. In buck mode the current is measured during the on time of the same MOSFET. During the off time, the current is reconstructed internally starting from the peak value at the end of the on time cycle. The average current and the feedback from the error amplifier gm_v forms the correction signal gm_c. This correction signal is compared to the buck and the boost sawtooth ramp giving the PWM signal. Depending on which of the two ramps the gm_c output crosses either the Buck or the Boost stage is initiated. When the input voltage is close to the output voltage, one buck cycle is always followed by a boost cycle. In this condition, no more than three cycles in a row of the same mode are allowed. This control method in the buck-boost region ensures a robust control and the highest efficiency.

Copyright © 2013–2019, Texas Instruments Incorporated

Device Functional Modes (continued)

9.4.2 Power Save Mode Operation



Figure 7. Power Save Mode Operation

Depending on the load current, the device works in PWM mode at load currents of approximately 350 mA or higher to provide the best efficiency over the complete load range. At lighter loads, the device switches automatically into Power Save Mode to reduce power consumption and extend battery life. The PFM/PWM pin is used to select between the two different operation modes. To enable Power Save Mode, the PFM/PWM pin must be set low.

During Power Save Mode, the part operates with a reduced switching frequency and lowest supply current to maintain high efficiency. The output voltage is monitored with a comparator at every clock cycle by the thresholds comp low and comp high. When the device enters Power Save Mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the output capacitance. When the output voltage reaches the comp low threshold, at the next clock cycle the device ramps up the output voltage again, by starting operation. Operation can last for one or several pulses until the comp high threshold is reached. At the next clock cycle, if the load is still lower than 150 mA, the device switches off again and the same operation is repeated. If at the next clock cycle the load is above 150 mA, the device automatically switches to PWM mode.

To keep high efficiency in PFM mode, there is only one comparator active to keep the output voltage regulated. The AC ripple in this condition is increased, compared to the PWM mode. The amplitude of this voltage ripple in the worst case scenario is 50 mV peak to peak, (typically 30 mV peak-to-peak), with 10 µF of effective output capacitance. To avoid a critical voltage drop when switching from 0 A to full load, the output voltage in PFM mode is typically 1.5% above the nominal value in PWM mode. This is called Dynamic Voltage Positioning and allows the converter to operate with a small output capacitor and still have a low absolute voltage drop during heavy load transients.

Power Save Mode is disabled by setting the PFM/PWM pin high.

9.4.3 Adjustable Current Limit

The TPS6305x devices have an internal user programmable current limit that monitors the input current during start-up. This prevents high inrush current protecting the device and the application. During start-up the input current does not exceed the current limit that is set by I_{LIM0} pin and I_{LIM1} pin. Depending on the logic level applied at these two pins, switching between four different current limit-levels is possible. The variation of those values over input voltage and temperature is shown in Figure 1 through Figure 2. Adjusting the soft-start time further using the soft-start capacitor is possible.

I_{LIM0} and I_{LIM1} set the current limit as listed in Table 2.

Copyright © 2013–2019, Texas Instruments Incorporated

Device Functional Modes (continued)

Table 2. Adjustable Current Limit

ILIM1	ILIM0	CURRENT LIMIT SET (WCSP)	CURRENT LIMIT SET (HotRod)
Low	Low	0.4 × I_{IN_MAX}	Not Available
Low	High	0.5 × I_{IN_MAX}	Not Available
High	Low	0.65 × I_{IN_MAX}	0.65 × I_{IN_MAX}
High	High	I_{IN_MAX}	I_{IN_MAX}

The I_{LIM0}, I_{LIM1} pins can be changed during operation.

Given the curves provided in Figure 1 through Figure 2, calculating the output current in the different condition in boost mode is possible using Equation 1 and Equation 2 and in buck mode using Equation 3 and Equation 4.

$$\text{Duty Cycle Boost} \quad D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \tag{1}$$

$$\text{Output Current Boost} \quad I_{OUT} = \eta \times I_{IN}(1-D) \tag{2}$$

where

- η = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)
- I_{IN} = Minimum average input current (Figure 2 to Figure 2)

$$\text{Duty Cycle Buck} \quad D = \frac{V_{OUT}}{V_{IN}} \tag{3}$$

$$\text{Output Current Buck} \quad I_{OUT} = (\eta \times I_{IN}) / D \tag{4}$$

where

- For η, use the number from the efficiency curves or 0.9 as an assumption.

9.4.4 Device Enable

The device starts operation when the EN pin is set high. The device enters shutdown mode when the EN pin is set low. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input.

Copyright © 2013–2019, Texas Instruments Incorporated

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS6305x is a high efficiency, low quiescent current buck-boost converter suitable for applications where the input voltage is higher or lower than the output voltage. Continuous output current can go as high as 500 mA in boost mode and as high as 1 A in buck mode. The maximum average current in the switches is limited to a typical value of 1 A.

The efficiency measurements

10.2 Typical Application



Figure 8. Parameter Measurement Circuit (WCSP)



Figure 9. Parameter Measurement Circuit (HotRod)

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

Copyright © 2013–2019, Texas Instruments Incorporated

Typical Application (continued)

10.2.2 Detailed Design Procedure

10.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63050 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS63051 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

The first step is the selection of the output filter components, listed in Table 3. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations.

Table 3. Components for Application Characteristic Curves

REFERENCE	DESCRIPTION	MANUFACTURER
	TPS6305x	Texas Instruments
L1	1.5 µH, 2.1 A, 108 mΩ	1269AS-H-1R5M, TOKO
C1, C2, C3	10 µF, 6.3 V, 0603, X5R ceramic	GRM188R60J106ME84D, Murata
C4	C_{SS}	
C5	10pF, only needed for the HotRod package version to filter ground noise when using external resistor divider	
R1	Depending on the output voltage of TPS6305x, 0 Ω with TPS63051	
R2	Depending on the output voltage of TPS6305x, not used withTPS63051	
R3	1 MΩ	

10.2.2.2 Output Filter Design

Table 4. Matrix of Output Capacitor and Inductor Combinations

NOMINAL INDUCTOR VALUE [µH](1)	NOMINAL OUTPUT CAPACITOR VALUE [µF](2)				
	10	20	44	66	100
1			+	+	+
1.5	+	+(3)	+	+	+
2.2			+	+	+

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and –30%.
(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and –50%.
(3) Typical application. Other check mark indicates recommended filter combinations

Copyright © 2013–2019, Texas Instruments Incorporated

10.2.2.3 Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into power save mode, and efficiency. See Table 5 for typical inductors.

Table 5. List of Recommended Inductors

INDUCTOR VALUE	COMPONENT SUPPLIER(1)	SIZE (L × W × H mm)	Isat / DCR
1 µH	TOKO 1286AS-H-1R0M	2 × 1.6 × 1.2	2.1 A / 68 mΩ
1.5 µH	TOKO, 1286AS-H-1R5M	2 × 1.6 × 1.2	2.5 A / 95 mΩ
1.5 µH	TOKO, 1269AS-H-1R5M	2.5 × 2 × 1	2.1 A / 90 mΩ
2.2 µH	TOKO 1286AS-H-2R2M	2 × 1.6 × 1.2	2 A / 160 mΩ

(1) See the *Third Party Product Disclaimer* section.

For high efficiencies, the inductor must have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using Equation 6. Only the equation which defines the switch current in boost mode is shown, because this provides the highest value of current and represents the critical current value for selecting inductor.

Duty Cycle Boost $$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$ (5)

where

- D = Duty Cycle in Boost mode

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$ (6)

where

- η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)
  f = Converter switching frequency (typical 2.5MHz)
  L = Inductor value

NOTE

The calculation must be done for the minimum input voltage that is possible to have in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It's recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 6. Possible inductors are listed in Table 5.

10.2.2.4 Capacitor selection

10.2.2.4.1 Input Capacitor

At least a 10-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended. This capacitance can be increased without limit.

10.2.2.4.2 Output Capacitor

Use of small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC, is recommended for the output capacitor. The recommended nominal output capacitance value is 10 µF with a variance as outlined in Table 4.

There is also no upper limit for the output capacitance value. Larger capacitors causes lower output voltage ripple as well as lower output voltage drop during load transients.

Copyright © 2013–2019, Texas Instruments Incorporated

10.2.2.5 Setting the Output Voltage

When the adjustable output voltage version TPS63050 is used, the output voltage is set by the external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 800 mV. The current through the resistive divider must be 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.1 μA, and the voltage across the resistor between FB and GND, R_2, is typically 800 mV. Based on these two values, the recommended value for R2 must be lower than 200 kΩ, in order to set the divider current at 3 μA or higher. It is recommended to keep the value for this resistor in the range of 200 kΩ. The value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using Equation 7:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (7)$$

When using the HotRod package version of the TPS63050, it is recommended to add capacitor C_5, as shown in Figure 9. The capacitor on the feedback node is required to help filtering ground noise and matching the efficiency result shown in the Application Curves paragraph.

Copyright © 2013–2019, Texas Instruments Incorporated

10.2.3 Application Curves



PFM/PWM = Low V_{OUT} = 3.3 V

Figure 10. Efficiency vs Output Current



PFM/PWM = High V_{OUT} = 3.3 V

Figure 11. Efficiency vs Output Current



PFM/PWM = Low V_{OUT} = 2.5 V, 4.5 V

Figure 12. Efficiency vs Output Current



PFM/PWM = High V_{OUT} = 2.5 V, 4.5 V

Figure 13. Efficiency vs Output Current



PFM/PWM = Low V_{OUT}= 3.3 V

Figure 14. Efficiency vs Input Voltage



PFM/PWM = High V_{OUT}= 3.3 V

Figure 15. Efficiency vs Input Voltage

Copyright © 2013–2019, Texas Instruments Incorporated



PFM/PWM = Low V_{OUT} = 2.5 V

Figure 16. Efficiency vs Input Voltage



PFM/PWM = High V_{OUT} = 2.5 V

Figure 17. Efficiency vs Input Voltage



PFM/PWM = Low V_{OUT} = 4.5 V

Figure 18. Efficiency vs Input Voltage



PFM/PWM =High V_{OUT}= 4.5 V

Figure 19. Efficiency vs Input Voltage



V_{IN} = 2.5 V

Figure 20. Output Voltage vs Output Current



V_{IN} = 3.3 V

Figure 21. Output Voltage vs Output Current

Copyright © 2013–2019, Texas Instruments Incorporated



V_{IN} = 4.5 V

Figure 22. Output Voltage vs Output Current



V_{IN} = 3.3 V I_{OUT} = 145 mA

Figure 23. Output Voltage ripple in Buck-Boost mode and PFM to PWM transition



V_{IN} = 2.8 V I_{OUT} = 16 mA

Figure 24. Output Voltage Ripple in Boost Mode and PFM to PWM Transition



V_{IN} = 4.2 V I_{OUT} = 16 mA

Figure 25. Output Voltage Ripple in Buck Mode and PFM to PWM Transition



V_{IN} = 2.5 V I_{OUT} = 300 mA

Figure 26. Switching Waveform in Boost Mode and PWM



V_{IN} = 4.5 V I_{OUT} = 300 mA

Figure 27. Switching Waveform in Buck Mode and PWM

Copyright © 2013–2019, Texas Instruments Incorporated



V_{IN} = 3.4 V I_{OUT} = 300 mA

Figure 28. Switching Waveform in Buck-Boost Mode and PWM



V_{IN} = 2.8 V Load change from 0 mA to 300 mA

Figure 29. Load Transient Response



V_{IN} = 3.6 V Load change from 0 mA to 300 mA

Figure 30. Load Transient Response



V_{OUT} = 3.3 V I_{OUT} = 500 mA

Figure 31. Line Transient Response



V_{OUT} = 3.3 V V_{IN} = 2.5 V I_{OUT} = 0 mA

Figure 32. Start Up After Enable



V_{OUT} = 3.3 V V_{IN} = 4.2 V I_{OUT} = 0 mA

Figure 33. Start Up After Enable

Copyright © 2013–2019, Texas Instruments Incorporated

11 Power Supply Recommendations

The TPS6305x device family has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage and output current of the TPS6305x devices.

12 Layout

12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS6305x devices.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Routing wide and direct traces to the input and output capacitor results in low-trace resistance and low parasitic inductance.
- Use a common-power GND.
- The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.
- For the HotRod package option it is important to add a capacitor between FB node and ground to filter ground noise and to match efficiency results documented in these datasheet.

12.2 Layout Example (WCSP)



Figure 34. TPS6305x Layout (WCSP)

12.3 Layout Example (HotRod)



Figure 35. TPS6305x Layout (HotRod)

Copyright © 2013–2019, Texas Instruments Incorporated

12.4 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the powerdissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: *Thermal Characteristics* (SZZA017), and *Semiconductor and IC Package Thermal Metrics* (SPRA953)

13 デバイスおよびドキュメントのサポート

13.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designer により、TPS63050 デバイスを使用するカスタム設計を作成できます。

ここをクリックすると、WEBENCH® Power Designer により、TPS63051 デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

13.2 デバイス・サポート

13.2.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

13.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 6. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS63050	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS63051	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

Copyright © 2013–2019, Texas Instruments Incorporated

13.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.6 商標

E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.7 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

13.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

Copyright © 2013–2019, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS63050RMWR	Active	Production	VQFN-HR (RMW) | 12	3000 | LARGE T&R	Yes	Call TI | Nipdau	Level-1-260C-UNLIM	-40 to 125	F630
TPS63050RMWR.A	Active	Production	VQFN-HR (RMW) | 12	3000 | LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	F630
TPS63050RMWT	Active	Production	VQFN-HR (RMW) | 12	250 | SMALL T&R	Yes	Call TI | Nipdau	Level-1-260C-UNLIM	-40 to 125	F630
TPS63050RMWT.A	Active	Production	VQFN-HR (RMW) | 12	250 | SMALL T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	F630
TPS63050RMWTG4.A	Active	Production	VQFN-HR (RMW) | 12	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	F630
TPS63050YFFR	Active	Production	DSBGA (YFF) | 12	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63050
TPS63050YFFR.A	Active	Production	DSBGA (YFF) | 12	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63050
TPS63050YFFT	Active	Production	DSBGA (YFF) | 12	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63050
TPS63050YFFT.A	Active	Production	DSBGA (YFF) | 12	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63050
TPS63051RMWR	Active	Production	VQFN-HR (RMW) | 12	3000 | LARGE T&R	Yes	Call TI | Nipdau	Level-1-260C-UNLIM	-40 to 125	F631
TPS63051RMWR.A	Active	Production	VQFN-HR (RMW) | 12	3000 | LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	F631
TPS63051RMWRG4.A	Active	Production	VQFN-HR (RMW) | 12	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	F631
TPS63051RMWT	Active	Production	VQFN-HR (RMW) | 12	250 | SMALL T&R	Yes	Call TI | Nipdau	Level-1-260C-UNLIM	-40 to 125	F631
TPS63051RMWT.A	Active	Production	VQFN-HR (RMW) | 12	250 | SMALL T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	F631
TPS63051YFFR	Active	Production	DSBGA (YFF) | 12	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63051
TPS63051YFFR.A	Active	Production	DSBGA (YFF) | 12	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63051
TPS63051YFFT	Active	Production	DSBGA (YFF) | 12	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63051
TPS63051YFFT.A	Active	Production	DSBGA (YFF) | 12	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	63051

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63050RMWR	VQFN-HR	RMW	12	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS63050RMWT	VQFN-HR	RMW	12	250	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS63050YFFR	DSBGA	YFF	12	3000	180.0	8.4	1.39	1.79	0.7	4.0	8.0	Q1
TPS63050YFFT	DSBGA	YFF	12	250	180.0	8.4	1.39	1.79	0.7	4.0	8.0	Q1
TPS63051RMWR	VQFN-HR	RMW	12	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS63051RMWT	VQFN-HR	RMW	12	250	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS63051YFFR	DSBGA	YFF	12	3000	180.0	8.4	1.39	1.79	0.7	4.0	8.0	Q1
TPS63051YFFT	DSBGA	YFF	12	250	180.0	8.4	1.39	1.79	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63050RMWR	VQFN-HR	RMW	12	3000	182.0	182.0	20.0
TPS63050RMWT	VQFN-HR	RMW	12	250	182.0	182.0	20.0
TPS63050YFFR	DSBGA	YFF	12	3000	182.0	182.0	20.0
TPS63050YFFT	DSBGA	YFF	12	250	182.0	182.0	20.0
TPS63051RMWR	VQFN-HR	RMW	12	3000	182.0	182.0	20.0
TPS63051RMWT	VQFN-HR	RMW	12	250	182.0	182.0	20.0
TPS63051YFFR	DSBGA	YFF	12	3000	182.0	182.0	20.0
TPS63051YFFT	DSBGA	YFF	12	250	182.0	182.0	20.0



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4221400/A 07/2014

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:20X

4221400/A 07/2014

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4222191/A 07/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4222191/A 07/2015

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4222191/A 07/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated