











TPS63027

JAJSCT0 - DECEMBER 2016





高効率シングル・インダクタ昇降圧型コンバータ TPS63027 大電流、

特長

- 真の降圧または昇圧動作で、降圧と昇圧の動作を 自動的かつシームレスに切り替え
- 入力電圧範囲: 2.3V~5.5V
- 出力電圧範囲: 1.0V~5.5V
- 2Aの連続出力電流: V_{IN} ≥ 2.5 V、V_{OUT} = 3.5V
- 最大効率96%
- 標準スイッチング周波数2.5MHz
- 動作中の静止電流35_μA
- ソフトスタート内蔵
- パワーセーブ・モード
- 真のシャットダウン機能
- 出力コンデンサの放電機能
- 過熱保護および過電流保護
- 広範な容量選択
- 小型2.1mm×2.1mmの25ピンWCSP

アプリケーション

- 携帯電話、スマートフォン
- タブレットPC
- PCおよびスマートフォンのアクセサリ
- ポイント・オブ・ロード・レギュレーション
- バッテリ駆動のアプリケーション

3 概要


TPS63027は高効率で静止電流の低い昇降圧型コン バータで、入力電圧が出力電圧よりも高い、または低いア プリケーションに適しています。出力電流は、昇圧モード で最大2A、降圧モードで最大4Aです。スイッチ内の最大 平均電流は、標準値4.5Aに制限されます。TPS63027 は入力電圧に応じて降圧モードと昇圧モードを自動的に 切り替え、入力電圧範囲の全体にわたって出力電圧をレ ギュレートし、モード間のシームレスな移行を保証します。 この昇降圧型コンバータは、固定周波数のパルス幅変調 (PWM)コントローラを基礎とし、同期整流を使用して最大 の効率を実現しています。負荷電流が低い時にはコン バータがパワー・セーブ・モードに移行し、負荷電流範囲 の全体にわたって高効率を維持します。PFM/PWMピン を使用して、自動PFM/PWMモードの動作と、強制PWM 動作を選択できます。PWMモードでは、通常2.5MHz の固定周波数が使用されます。出力電圧は外付けの分割 抵抗を使用してプログラム可能ですが、チップ内部で固定 にもできます。コンバータをディセーブルして、バッテリの 消耗を最小限に抑えることができます。シャットダウン時に は、バッテリーから負荷が切断されます。このデバイスは、 2.1mmx2.1mmの25ピンWCSPパッケージに搭載されて います。

製品情報(1)


型番	パッケージ	本体サイズ(公称)			
TPS63027	DSBGA (25)	2.1mm×2.1mm			

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

標準アプリケーション



効率と出力電流との関係



JAJSCT0 – DECEMBER 2016 www.ti.com



目次

1	特長 1	9.3 Feature Description.		7
2	アプリケーション		odes	
3	概要1	10 Application and Imple	mentation	12
4	標準アプリケーション1	10.1 Application Informa	tion	12
5	改訂履歴2	10.2 Typical Applications	š	12
6	Device Comparison Table 3	11 Power Supply Recom		
7	Pin Configuration and Functions	12 Layout		18
8	Specifications4	12.1 Layout Guidelines .		
U	8.1 Absolute Maximum Ratings	12.2 Layout Example		18
	8.2 ESD Ratings	13 デバイスおよびドキュメン	トのサポート	19
	8.3 Recommended Operating Conditions	13.1 デバイス・サポート		
	8.4 Thermal Information	13.2 ドキュメントのサポー	٠	19
	8.5 Electrical Characteristics	13.3 ドキュメントの更新通	知を受け取る方法	19
	8.6 Timing Requirements	13.4 コミュニティ・リソース		19
	8.7 Typical Characteristics	13.5 商標		19
9	Detailed Description	13.6 静電気放電に関する	注意事項	19
•	9.1 Overview	13.7 用語集		19
	9.2 Functional Block Diagram	14 メカニカル、パッケージ、	および注文情報	19

5 改訂履歴

日付	改訂内容	注
2016年12月	*	初版




www.ti.com

6 Device Comparison Table

PART NUMBER	VOUT
TPS63027	Adjustable

7 Pin Configuration and Functions



Pin Functions

	PIN	DESCRIPTION	
NAME	NO	DESCRIPTION	
VIN	A1, A2, A3, A4	Supply voltage for power stage	
AVIN	A5	Supply voltage for control stage	
L1	B1, B2, B3, B4	Connection for Inductor	
EN	B5	Enable input. Set high to enable and low to disable. It must not be left floating	
GND	C1,C2,C3	Power Ground	
MODE	C4	PFM/PWM Mode selection. Set HIGH for PFM mode, set LOW for forced PWM mode. It must not be left floating	
AGND	C5, D5	Analog Ground	
L2	D1, D2, D3, D4	Connection for Inductor	
VOUT	E1, E2, E3, E4	Buck-Boost converter output	
FB	E5	Voltage feedback of adjustable version, must be connected to VOUT on fixed output voltage versions	



8 Specifications

D/S

8.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Voltage ⁽²⁾	VIN, L1, L2, EN, VINA, PFM/PWM, VOUT, FB	-0.3	7	V	
Input current	Continuos average current into L1 ⁽³⁾		2.7	Α	
Operating junction temperature, T _J		-40	125	°C	
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

See (1)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage	2.3	5.5	٧
V_{OUT}	Output voltage	1	5.5	٧
T _A	Operating ambient temperature	-40	85	ô
T_{J}	Operating virtual junction temperature	-40	125	°C

⁽¹⁾ Refer to the Application and Implementation section for further information

8.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	YFF (DSBGA)	UNIT
		25 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽³⁾ Maximum continuos average input current 3.5 Å, under those condition do not exceed 105°C for more than 25% operating time.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com JAJSCT0-DECEMBER 2016

8.5 Electrical Characteristics

 V_{IN} = 2.3 V to 5.5 V, T_{J} = -40°C to +125°C, typical values are at T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					·	
V _{IN}	Input voltage range		2.3		5.5	٧
V _{IN;LOAD}	Minimum input voltage to turn on into full load	I _{OUT} = 2 A		2.8		V
I _{OUT}	Continuous output current ⁽¹⁾	V _{IN} ≥ 2.5 V, V _{OUT} = 3.3 V		2		Α
	Quiescent current, V _{IN}	$\begin{split} I_{OUT} = 0 \text{ mA, EN} &= V_{IN} = 3.6 \text{ V,} \\ V_{OUT} = 3.3 \text{ V T}_{J} &= -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C,} \\ \text{not switching (PFM Mode)} \end{split}$		35	70	μА
IQ	Quiescent current, V _{OUT}	$\begin{split} I_{OUT} = 0 \text{ mA, EN} &= V_{IN} = 3.6 \text{ V,} \\ V_{OUT} = 3.3 \text{ V T}_{J} &= -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C,} \\ \text{not switching (PFM Mode)} \end{split}$			12	μΑ
I _{SD}	Shutdown current	EN = low, $T_J = -40$ °C to +85°C		0.1	2	μΑ
11)/1.0	Undervoltage lockout threshold	V _{IN} falling	1.6	1.7	2	V
UVLO	Undervoltage lockout hysteresis			60		mV
	Thermal shutdown	Temperature rising		140		°C
	Thermal shutdown hysteresis			20		°C
LOGIC SIG	NALS EN, PFM/PWM				· ·	
V_{IH}	High-level input voltage	V _{IN} = 2.3 V to 5.5 V	1.2			V
V_{IL}	Low-level input voltage	V _{IN} = 2.3 V to 5.5 V			0.4	V
I_{lkg}	Input leakage current	EN = GND or V _{IN}		0.01	0.2	μΑ
OUTPUT						
V _{OUT}	Output voltage range	V _{IN} = 3.6 V, I _{OUT} = 100 mA	1		5.5	V
V_{FB}	Feedback regulation voltage			0.8		V
V_{FB}	Feedback voltage accuracy	PWM mode	-1%		1%	
V_{FB}	Feedback voltage accuracy ⁽²⁾	PFM mode	-1%	1.3%	3%	
I _{PWM/PFM}	Output current to enter PFM mode	V _{IN} = 3 V; V _{OUT} = 3.3 V		350		mA
I_{FB}	Feedback input bias current	V _{FB} = 0.8 V		10	100	nA
R _{DS:ON(Buc}	High-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}$		48		$m\Omega$
k)	Low-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}$		56		$m\Omega$
R _{DS;ON(Boo}	High-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}$		33		$m\Omega$
st)	Low-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}$		56		$m\Omega$
I _{IN}	Average input current limit ⁽³⁾	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V} \text{ T}_{J} = 65^{\circ}\text{C} \text{ to}$ 125°C	3.5	4.5	5	Α
f_{SW}	Switching frequency			2.5		MHz
R _{ON_DISC}	Discharge ON-resistance	EN = low		120		Ω
	Line regulation	V_{IN} = 2.8 V to 5.5 V, I_{OUT} = 2 A		7.4		mV/V
	Load regulation	V _{IN} = 3.6 V, I _{OUT} = 0 A to 2 A		5	T	mV/A

⁽¹⁾ For minimum output current in a specific working point see \boxtimes 6 and \rightrightarrows 1 trough \rightrightarrows 4. (2) Conditions: L = 1 μ H, C_{OUT} = 2 × 22 μ F. (3) For variation of this parameter with Input voltage and temperature see \boxtimes 6.




8.6 Timing Requirements

 V_{IN} = 2.3 V to 5.5 V, T_{J} = -40°C to +125°C, typical values are at T_{A} = 25°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
OUTPU	ОИТРИТ						
		V_{OUT} = EN = low to high, Buck mode V_{IN} = 3.6 V, V_{OUT} = 3.3 V, I_{OUT} = 2 A		450		μs	
t _{SS}	Son-start time	V_{OUT} = EN = low to high, Boost mode V_{IN} = 2.8 V, V_{OUT} = 3.3 V, I_{OUT} = 2 A		700		μs	
t _d	Start up delay	Time from when EN = high to when device starts switching		100		μs	

8.7 Typical Characteristics



www.tij.co.jp JAJSCT0 – DECEMBER 2016


9 Detailed Description

9.1 Overview

The TPS63027 use 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over the complete input voltage and output power range. To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required by the configuration. It always uses one active switch, one rectifying switch, one switch is held on, and one switch held off. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are switching at the same time. Keeping one switch on and one switch off eliminates their switching losses. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep higher efficiency.

The device provides a seamless transition from buck to boost or from boost to buck operation.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at low input voltages to ensure proper operation. See eletrical characteristics table for the dedicated values.

JAJSCT0-DECEMBER 2016

www.tij.co.jp



Feature Description (continued)

9.3.2 Output Discharge Function

When the device is disabled by pulling enable low and the supply voltage is still applied, the internal transistor use to discharge the output capacitor is turned on, and the output capacitor is discharged until UVLO is reached. This means, if there is no supply voltage applied the output discharge function is also disabled. The transistor which is responsible of the discharge function, when turned on, operates like an equivalent $120-\Omega$ resistor, ensuring typically less than 10ms discharge time for $20-\mu$ F output capacitance and a 3.3 V output.

9.3.3 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 140°C with a 20°C hysteresis.

9.3.4 Softstart

To minimize inrush current and output voltage overshoot during start up, the device has a Softstart. At turn on, the input current raises monotonic until the output voltage reaches regulation. During Softstart, the input current follows the current ramp charging the internal Softstart capacitor. The device smoothly ramps up the input current bringing the output voltage to its regulated value even if a large capacitor is connected at the output.

The Softstart time is measured as the time from when the EN pin is asserted to when the output voltage has reached 90% of its nominal value. There is a delay time from when the EN pin is asserted to when the device starts the switching activity. The Softstart time depends on the load current, the input voltage, and the output capacitor. The Softstart time in boost mode is longer then the time in buck mode.

The inductor current is able to increase and always assure a soft start unless a real short circuit is applied at the output.

9.3.5 Short Circuit Protection

The TPS63027 provides short circuit protection to protect itself and the application. When the output voltage does not increase above 1.2V, the device assumes a short circuit at the output and limits the input current to 4 A.

www.tij.co.jp JAJSCT0 – DECEMBER 2016

9.4 Device Functional Modes

9.4.1 Control Loop Description




図 3. Average Current Mode Control

The controller circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop.

3 shows the control loop.

The non inverting input of the transconductance amplifier, gmv, is assumed to be constant. The output of gmv defines the average inductor current. The inductor current is reconstructed by measuring the current through the high side buck MOSFET. This current corresponds exactly to the inductor current in boost mode. In buck mode the current is measured during the on time of the same MOSFET. During the off time, the current is reconstructed internally starting from the peak value at the end of the on time cycle. The average current and the feedback from the error amplifier gmv forms the correction signal gmc. This correction signal is compared to the buck and the boost sawtooth ramp giving the PWM signal. Depending on which of the two ramps the gmc output crosses either the Buck or the Boost stage is initiated. When the input voltage is close to the output voltage, one buck cycle is always followed by a boost cycle. In this condition, no more than three cycles in a row of the same mode are allowed. This control method in the buck-boost region ensures a robust control and the highest efficiency.

Device Functional Modes (continued)

9.4.2 Power Save Mode Operation




図 4. Power Save Mode Operation

Depending on the load current, in order to provide the best efficiency over the complete load range, the device works in PWM mode at load currents of typically 350mA or higher. At lighter loads, the device switches automatically into Power Save Mode to reduce power consumption and extend battery life. The MODE pin is used to select between the two different operation modes. To enable Power Save Mode, the MODE pin must be set HIGH.

During Power Save Mode, the part operates with a reduced switching frequency and lowest supply current to maintain high efficiency. The output voltage is monitored with a comparator at every clock cycle by the thresholds comp low and comp high. When the device enters Power Save Mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the output capacitance. When the output voltage reaches the comp low threshold, at the next clock cycle the device ramps up the output voltage again, by starting operation. Operation can last for one or several pulses until the comp high threshold is reached. At the next clock cycle, if the load is still lower than about 350mA, the device switches off again and the same operation is repeated. Instead, if at the next clock cycle, the load is above 350mA, the device automatically switches to PWM mode.

In order to keep high efficiency in PFM mode, there is only one comparator active to keep the output voltage regulated. The AC ripple in this condition is increased, compared to the PWM mode. The amplitude of this voltage ripple is typically 30 mV pk-pk, with 2- μ F effective output capacitance. In order to avoid a critical voltage drop when switching from 0A to full load, the output voltage in PFM mode is typically 1.3% above the nominal value in PWM mode. This is called Dynamic Voltage Positioning and allows the converter to operate with a small output capacitor and still have a low absolute voltage drop during heavy load transients.

Power Save Mode is disabled by setting the MODE pin LOW.

www.tij.co.jp JAJSCT0 – DECEMBER 2016

Device Functional Modes (continued)

9.4.3 Current Limit

The current limit variation depends on the difference between the input and output voltage. The maximum current limit value is at the highest difference.

Given the curves provided in $\boxtimes 6$, it is possible to calculate the output current reached in boost mode, using $\preceq 1$ and $\preceq 2$ and in buck mode using $\preceq 3$ and $\preceq 4$.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (1)

Output Current Boost
$$I_{OUT} = \eta \times I_{IN}(1-D)$$
 (2)

Duty Cycle Buck
$$D = \frac{V_{OUT}}{V_{IN}}$$
 (3)

Output Current Buck $I_{OUT} = (\eta \times I_{IN}) / D$

where

- η = Estimated converter efficiency (use the number from the efficiency curves or 0.90 as an assumption)
- I_{IN}= Minimum average input current (Ø 6)

9.4.4 Supply and Ground

The TPS63027 provides two input pins (VIN and AVIN) and two ground pins (GND and AGND).

The VIN pin supplies the input power, while the AVIN pin provides voltage for the control circuits. A similar approach is used for the ground pins. AGND and GND are used to avoid ground shift problems due to the high currents in the switches. The reference for all control functions is the AGND pin. The power switches are connected to GND. Both grounds must be connected on the PCB at only one point, ideally, close to the AGND pin.

9.4.5 Device Enable

The device starts operation when the EN pin is set high. The device enters shutdown mode when the EN pin is set low. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input.



10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS63027 are high efficiency, low quiescent current buck-boost converters suitable for application where the input voltage is higher, lower or equal to the output. Output currents can go as high as 2A in boost mode and as high as 5A in buck mode. The maximum average current in the switches is limited to a typical value of 4.5 A.

10.2 Typical Applications




図 5. 3.3-V Output Voltage

10.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions.

表 1 shows the list of components for the Application Characteristic Curves.

表 1. Components for Application Characteristic Curves(1)

REFERENCE	DESCRIPTION	MANUFACTURER
	TPS63027	Texas Instruments
L1	1 μH, 8.75A, 13mΩ, SMD	XAL4020-102MEB, Coilcraft
C1	10 μF 6.3V, 0603, X5R ceramic	Standard
C2	47 μF 6.3V, 0603, X5R ceramic	Standard
R1	510kΩ	Standard
R2	150kΩ	Standard

(1) See Third-Party Products Discalimer

www.tij.co.jp JAJSCT0 – DECEMBER 2016

10.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process 表 2 outlines possible inductor and capacitor value combinations.

10.2.2.1 Output Filter Design

表 2. Matrix of Output Capacitor and Inductor Combinations

NOMINAL	NOMINAL OUTPUT CAPACITOR VALUE [µF] ⁽²⁾						
INDUCTOR VALUE [µH] ⁽¹⁾	2x22	47	66	88	100		
0.680	+	+	+	+	+		
1.0	+(3)	+	+	+	+		
1.5			+	+	+		

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) Typical application. Other check mark indicates recommended filter combinations

10.2.2.2 Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See 表 3 for typical inductors.

表 3. List of Recommended Inductors(1)

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR
1 μΗ	Coilcraft XAL4020-102ME	4 X 4 X 2.10	4.5A/10mΩ
1 μH	Toko, DFE322512C	3.2 X 2.5 X 1.2	4.7A/34mΩ
1 μH	TDK, SPM4012	4.4 X 4.1 X 1.2	4.1A/38mΩ
1 μH	Wuerth, 74438334010	3 X 3 X 1.2	6.6A/42.10mΩ
0.6 µH	Coilcraft XFL4012-601ME	4 X 4 X 1.2	5A/17.40mΩ
0.68µH	Wuerth,744383340068	3 X 3 X 1.2	7.7A/36mΩ

(1) See Third-Party Products Desclaimer

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using Equation 6. Only the equation which defines the switch current in boost mode is shown, because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(5)

where

- D = Duty Cycle in Boost mode
- f = Converter switching frequency (typical 2.5MHz)
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.90 as an assumption)

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It's recommended to choose an inductor with a saturation current 20% higher than the value calculated using \pm 6. Possible inductors are listed in \pm 3.

TEXAS INSTRUMENTS

10.2.2.3 Capacitor Selection

10.2.2.3.1 Input Capacitor

At least a $10\mu F$ input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63027 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μF is a typical choice.

10.2.2.3.2 Output Capacitor

For the output capacitor, use of a small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC is recommended. The recommended effective output capacitance value is 20 μ F with a variance as outlined in $\frac{1}{5}$ 2. This translates into a 44 μ F nominal cpacitor (6.3V rated) for output voltages up to 3.5V.

There is also no upper limit for the output capacitance value. Larger capacitors causes lower output voltage ripple as well as lower output voltage drop during load transients.

10.2.2.4 Setting The Output Voltage


When the adjustable output voltage version TPS63027 is used, the output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 800 mV. The current through the resistive divider should be about 10 times greater than the current into the FB pin. The typical current into the FB pin is 0.1 μ A, and the voltage across the resistor between FB and GND, R₂, is typically 800 mV. Based on these two values, the recommended value for R2 should be lower than 180 k Ω , in order to set the divider current at 4 μ A or higher. It is recommended to keep the value for this resistor in the range of 180k Ω . From that, the value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using \vec{x} 7:


$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (7)



www.tij.co.jp JAJSCT0 - DECEMBER 2016

10.2.3 Application Curves







JAJSCT0 - DECEMBER 2016 www.tij.co.jp EN (5V/DIV) VOUT (1V/DIV) VOUT (50mV/DIV) ICOIL (500mA/DIV) Timebase 1ms/DIV Timebase 100µs/DIV 図 19. Start Up After Enable, VIN = 3.7 V, VOUT = 3.5 V, no 図 18. Line Transient Response, **VOUT = 3.5 V, 1-A Load** EN (5V/DIV) VOUT (1V/DIV) ICOIL (500mA/DIV) Timebase 100µs/DIV 図 20. Start Up After Enable, VIN = 3.7 V, VOUT = 3.5 V, 1-A Load



11 Power Supply Recommendations

The TPS63027 device family has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS63027.

12 Layout

12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS63027 devices.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Routing wide
 and direct traces to the input and output capacitor results in low trace resistance and low parasitic inductance.
- Use a common-power GND
- Use separate traces for the supply voltage of the power stage; and, the supply voltage of the analog stage.
- The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

12.2 Layout Example




図 21. TPS63027 Layout

JAJSCT0 - DECEMBER 2016 www.tij.co.jp

13 デバイスおよびドキュメントのサポート

13.1 デバイス・サポート

13.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供さ れる場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワーク の製品またはサービスの是認の表明を意味するものではありません。

13.2 ドキュメントのサポート

13.2.1 関連資料

関連資料については、以下を参照してください。

『TPS63027EVM-813 ユーザー・ガイド、TPS63027 大電流、高効率、シングル・インダクタ昇降圧型コンバータ』 SLVUA24

13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。 変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

13.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ 上するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

13.7 用語集

SLYZ022 — TI用語集.

この用語集には、用語や略語の一覧および定義が記載されています。

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS63027YFFR	Active	Production	DSBGA (YFF) 25	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS 63027
TPS63027YFFR.A	Active	Production	DSBGA (YFF) 25	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS 63027
TPS63027YFFT	Active	Production	DSBGA (YFF) 25	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS 63027
TPS63027YFFT.A	Active	Production	DSBGA (YFF) 25	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS 63027

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025



DIE SIZE BALL GRID ARRAY




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月