

TPS6281x-EP エンハンスド製品、可変周波数、6V、1A、2A、3A、4A、降圧 DC/DC コンバータ ファミリ

1 特長

- 入力電圧範囲: 2.75V~6V
- 1A、2A、3A、4A コンバータのファミリ
- 静止電流: 15 μ A (代表値)
- 0.6V~5.5V の出力電圧
- 出力電圧精度 $\pm 1\%$ (FPWM 動作)
- 可変ソフト スタート
- 強制 PWM または PWM/PFM 動作
- 1.8MHz~4MHz の調整可能な
スイッチング周波数
- 高精度の ENABLE 入力が可能
 - ユーザー定義の低電圧誤動作防止機能
 - 正確なシーケンシング
- 100% デューティ サイクル モード
- アクティブ出力放電
- ウィンドウ コンパレータによるパワー グッド出力

2 アプリケーション

- 航空機の電源
- 防衛無線
- 追尾フロント エンド
- 機内エンターテインメント
- 鉄道輸送

防衛および航空宇宙アプリケーションをサポート:

- 管理されたベースライン
- 単一の製造施設
- 単一のアセンブリ/テスト施設
- 長期にわたる製品ライフ サイクル
- 製品のトレーサビリティ

3 概要

TPS6281x-EP は、ピン互換の 1A、2A、3A、4A 同期整流降圧 DC/DC コンバータのファミリです。すべてのデバイスは、高い効率と使いやすさを特長としています。本デバイスファミリは、ピーク電流モード制御方式に基づいています。抵抗値の低いスイッチにより、高い周囲温度でも最大 4A の連続出力電流を供給できます。スイッチング周波数は 1.8MHz~4MHz の範囲で外部から変更でき、同じ周波数範囲の外部クロックと同期することもできます。本デバイスは負荷が軽いときに自動的にパワーセーブ モード (PSM) へ移行するため、負荷範囲全体にわたって高い効率が維持されます。本デバイスは PWM モードで 1% の出力電圧精度を実現するため、出力電圧精度の高い電源の設計に役立ちます。SS/TR ピンを使用すると、起動時間を設定し、または出力電圧が外部電圧源に追従するように構成できるため、各種電源レールを外部からシーケンシングし、起動時の突入電流を制限できます。

TPS6281x-EP デバイスは、2mm \times 3mm、VQFN パッケージで供給されます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
TPS62810-EP	RWY (VQFN-HR, 9)	3mm \times 2 mm
TPS62811-EP		
TPS62812-EP		
TPS62813-EP		


- (1) 詳細については、[セクション 12](#) を参照してください。
 (2) パッケージ サイズ (長さ \times 幅) は公称値であり、該当する場合はピンも含まれます。

製品情報


部品番号 (1)	出力電流
TPS62810-EP	4A
TPS62811-EP	1A
TPS62812-EP	2A
TPS62813-EP	3A

- (1) [デバイス比較表](#) を参照してください。





概略回路図



効率と出力電流との関係、
 $V_{OUT} = 3.3V$ 、PWM/PFM、 $f_s = 2.25MHz$

Table of Contents

1 特長	1	8.4 Device Functional Modes.....	16
2 アプリケーション	1	9 Application and Implementation	18
3 概要	1	9.1 Application Information.....	18
4 Device Comparison Table	4	9.2 Typical Application.....	20
5 Pin Configuration and Functions	5	9.3 System Examples.....	31
6 Specifications	6	9.4 Power Supply Recommendations.....	33
6.1 Absolute Maximum Ratings.....	6	9.5 Layout.....	33
6.2 ESD Ratings	6	10 Device and Documentation Support	35
6.3 Recommended Operating Conditions.....	6	10.1 Device Support.....	35
6.4 Thermal Information	6	10.2 Documentation Support.....	35
6.5 Electrical Characteristics.....	7	10.3 ドキュメントの更新通知を受け取る方法.....	35
6.6 Typical Characteristics.....	9	10.4 サポート・リソース.....	35
7 Parameter Measurement Information	10	10.5 Trademarks.....	35
7.1 Schematic.....	10	10.6 静電気放電に関する注意事項.....	35
8 Detailed Description	12	10.7 用語集.....	35
8.1 Overview.....	12	11 Revision History	35
8.2 Functional Block Diagram.....	12	12 Mechanical, Packaging, and Orderable Information	35
8.3 Feature Description.....	13		

4 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	VOUT DISCHARGE	FOLDBACK CURRENT LIMIT	SPREAD SPECTRUM CLOCKING (SSC)	OUTPUT VOLTAGE
TPS62811MRWYRNEP	1A	ON	OFF	OFF	Adjustable
TPS62812MRWYRNEP	2A				
TPS62813MRWYRNEP	3A				
TPS62810MRWYRNEP	4A				

5 Pin Configuration and Functions




図 5-1. 9-Pin (VQFN-HR) RWY Package

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
EN	8	I	This pin is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	5	I	Voltage feedback input. Connect the resistive output voltage divider to this pin. For the fixed voltage versions, connect the FB pin directly to the output voltage.
GND	4		Ground pin
MODE/SYNC	1	I	The device runs in PFM/PWM mode when this pin is pulled low. If the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See セクション 6 for the detailed specification of the digital signal applied to this pin for external synchronization.
COMP/FSET	7	I	Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. If the pin is tied to GND or VIN, the switching frequency is set to 2.25MHz. Do not leave this pin unconnected.
PG	9	O	Open-drain power-good output. Low impedance when not <i>power good</i> , high impedance when <i>power good</i> . This pin can be left open or be tied to GND when not used.
SS/TR	6	I	Soft-Start / Tracking pin. A capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing; see セクション 8.4.7 .
SW	3		Switch pin of the converter. This pin is connected to the internal power MOSFETs.
VIN	2		Power supply input. Connect the input capacitor as close as possible between the VIN pin and GND.

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Pin voltage range ⁽¹⁾	VIN	−0.3	6.5	V
	SW	−0.3	V _{IN} +0.3	V
	SW (transient for less than 10ns) ⁽²⁾	−3	10	V
	FB	−0.3	4	V
	PG, SS/TR, COMP/FSET	−0.3	V _{IN} +0.3	V
Pin voltage range ⁽¹⁾	EN, MODE/SYNC	−0.3	6.5	V
Storage temperature, T _{stg}		−65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) While switching

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	
		±2000	
		±750	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Supply voltage range	2.75		6	V
V _{OUT}	Output voltage range	0.6		5.5	V
L	Effective inductance for a switching frequency of 1.8MHz to 3.5MHz	0.32	0.47	0.9	μH
L	Effective inductance for a switching frequency of 3.5MHz to 4MHz	0.25	0.33	0.9	μH
C _{OUT}	Effective output capacitance for 1A and 2A version ⁽¹⁾	15	22	470	μF
C _{OUT}	Effective output capacitance for 3A and 4A version ⁽¹⁾	27	47	470	μF
C _{IN}	Effective input capacitance ⁽¹⁾	5	10		μF
R _{CF}		4.5		100	kΩ
T _J	Operating junction temperature	−55		+150	°C

- (1) The values given for the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturers DC bias curves for the effective capacitance versus DC voltage applied. Further restrictions can apply. Please see the feature description for COMP/FSET about the output capacitance versus compensation setting and output voltage.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS6281x-EP	UNIT
		RWY	
		9 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	71.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	16.1	°C/W

6.4 Thermal Information (続き)

THERMAL METRIC ⁽¹⁾		TPS6281x-EP	UNIT
		RWY	
		9 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Electrical Characteristics

over operating junction temperature ($T_J = -55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$) and $V_{IN} = 2.75\text{V}$ to 6V . Typical values at $V_{IN} = 5\text{V}$ and $T_J = 25^{\circ}\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Operating quiescent current	EN = high, I _{OUT} = 0mA, Device not switching, T _J = 125°C			21	μA
I _Q	Operating quiescent current	EN = high, I _{OUT} = 0mA, Device not switching		15	30	μA
I _{SD}	Shutdown current	EN = 0V, at T _J = 125°C			18	μA
I _{SD}	Shutdown current	EN = 0V, Nominal value at T _J = 25°C, Max value at T _J = 150°C		1.5	26	μA
V _{UVLO}	Undervoltage lockout threshold	Rising input voltage	2.5	2.6	2.75	V
		Falling input voltage	2.25	2.5	2.6	V
T _{SD}	Thermal shutdown temperature	Rising junction temperature		170		°C
	Thermal shutdown hysteresis			15		
CONTROL (EN, SS/TR, PG, MODE)						
V _{IH}	High level input voltage for MODE pin		1.1			V
V _{IL}	Low level input voltage for MODE pin				0.3	V
f _{SYNC}	Frequency range on MODE pin for synchronization	Requires a resistor from COMP/FSET to GND, see application section	1.8		4	MHz
	Duty cycle of synchronization signal at MODE pin		40%	50%	60%	
	Time to lock to external frequency			50		μs
V _{IH}	Input threshold voltage for EN pin; Rising edge		1.06	1.1	1.15	V
V _{IL}	Input threshold voltage for EN pin; Falling edge		0.96	1.0	1.05	V
I _{LKG}	Input leakage current for EN, MODE/SYNC	V _{IH} = V _{IN} or V _{IL} = GND			150	nA
	Resistance from COMP/FSET to GND for logic low	Internal frequency setting with f = 2.25MHz	0		2.5	kΩ
	voltage on COMP/FSET for logic high	Internal frequency setting with f = 2.25MHz		V _{IN}		V
V _{TH_PG}	UVP power-good threshold voltage; dc level	Rising (%V _{FB})	92%	95%	98%	
	UVP power-good threshold voltage; dc level	Falling (%V _{FB})	87%	90%	93%	
	OVP power-good threshold; dc level	Rising (%V _{FB})	107%	110%	113%	
	OVP power-good threshold; dc level	Falling (%V _{FB})	104%	107%	111%	
	Power-good de-glitch time	For a high level to low level transition on power good		40		μs
V _{OL_PG}	Power-good output low voltage	I _{PG} = 2mA		0.07	0.3	V
I _{LKG_PG}	Input leakage current (PG)	V _{PG} = 5V			100	nA

6.5 Electrical Characteristics (続き)

over operating junction temperature ($T_J = -55^\circ\text{C}$ to $+150^\circ\text{C}$) and $V_{IN} = 2.75\text{V}$ to 6V . Typical values at $V_{IN} = 5\text{V}$ and $T_J = 25^\circ\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{SS/TR}$	SS/TR pin source current		2.1	2.5	2.8	μA
	Tracking gain	$V_{FB} / V_{SS/TR}$		1		
	Tracking offset	Feedback voltage with $V_{SS/TR} = 0\text{V}$		17		mV
POWER SWITCH						
$R_{DS(ON)}$	High-side MOSFET ON-resistance	$V_{IN} \geq 5\text{V}$		37	60	m Ω
$R_{DS(ON)}$	Low-side MOSFET ON-resistance	$V_{IN} \geq 5\text{V}$		15	35	m Ω
	High-side MOSFET leakage current	$V_{IN} = 6\text{V}$; $V(\text{SW}) = 0\text{V}$			30	μA
	Low-side MOSFET leakage current	$V(\text{SW}) = 6\text{V}$			55	μA
	SW leakage	$V(\text{SW}) = 0.6\text{V}$; current into SW pin	-0.025		30	μA
I_{LIMH}	High-side MOSFET current limit	dc value, for TPS62810; $V_{IN} = 3\text{V}$ to 6V	4.8	5.6	6.65	A
I_{LIMH}	High-side MOSFET current limit	dc value, for TPS62813; $V_{IN} = 3\text{V}$ to 6V	3.9	4.5	5.35	A
I_{LIMH}	High-side MOSFET current limit	dc value, for TPS62812; $V_{IN} = 3\text{V}$ to 6V	2.8	3.4	4.3	A
I_{LIMH}	High-side MOSFET current limit	dc value, for TPS62811; $V_{IN} = 3\text{V}$ to 6V	2.0	2.6	3.35	A
I_{LIMNEG}	Negative valley current limit	dc value		-1.8		A
f_S	PWM switching frequency range		1.8	2.25	4	MHz
f_S	PWM switching frequency	With COMP/FSET tied to VIN or GND	2.025	2.25	2.475	MHz
	PWM switching frequency tolerance	Using a resistor from COMP/FSET to GND, $f_S = 1.8\text{MHz}$ to 4MHz	-19%		18%	
$t_{on,min}$	Minimum on-time of HS FET	$T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = 3.3\text{V}$		50	75	ns
$t_{on,min}$	Minimum on-time of LS FET	$V_{IN} = 3.3\text{V}$		30		ns
OUTPUT						
V_{FB}	Feedback voltage			0.6		V
I_{LKG_FB}	Input leakage current (FB)	$V_{FB} = 0.6\text{V}$		1	70	nA
V_{FB}	Feedback voltage accuracy	$V_{IN} \geq V_{OUT} + 1\text{V}$	PWM mode	-1%	1%	
		$V_{IN} \geq V_{OUT} + 1\text{V}$; $V_{OUT} \geq 1.5\text{V}$	PFM mode; Co,eff $\geq 22\mu\text{F}$, L = $0.47\mu\text{H}$	-1%	2%	
		$1\text{V} \leq V_{OUT} < 1.5\text{V}$	PFM mode; Co,eff $\geq 47\mu\text{F}$, L = $0.47\mu\text{H}$	-1%	2.5%	
V_{FB}	Feedback voltage accuracy with voltage tracking	$V_{IN} \geq V_{OUT} + 1\text{V}$; $V_{SS/TR} = 0.3\text{V}$	PWM mode	-1%	7%	
	Load regulation	PWM mode operation		0.05		%/A
	Line regulation	PWM mode operation, $I_{OUT} = 1\text{A}$, $V_{IN} \geq V_{OUT} + 1\text{V}$		0.02		%/V
	Output discharge resistance				50	Ω
t_{delay}	Start-up delay time	$I_{OUT} = 0\text{mA}$, Time from EN = high to start switching; V_{IN} applied already	135	250	650	μs
t_{ramp}	Ramp time; SS/TR pin open	$I_{OUT} = 0\text{mA}$, Time from first switching pulse until 95% of nominal output voltage; device not in current limit	100	150	200	μs

6.6 Typical Characteristics




図 6-1. $R_{ds(on)}$ of High-side Switch




図 6-2. $R_{ds(on)}$ of Low-side Switch

7 Parameter Measurement Information

7.1 Schematic




図 7-1. Measurement Setup for TPS62810-EP (4A) and TPS62813-EP (3A)

表 7-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS62810-EP or TPS62813-EP	Texas Instruments
L	0.47µH inductor; XEL4030-471MEB	Coilcraft
C _{IN}	22µF / 10V; GCM31CR71A226KE02L	Murata
C _{OUT}	2 × 22µF / 10V; GCM31CR71A226KE02L + 1 × 10µF, 6.3V; GCM188D70J106ME36	Murata
C _{SS}	4.7nF (equal to 1ms start-up ramp)	Any
R _{CF}	8.06kΩ	Any
C _{FF}	10pF	Any
R ₁	Depending on V _{OUT}	Any
R ₂	Depending on V _{OUT}	Any
R ₃	100kΩ	Any

(1) See the *Third-party Products Disclaimer*.




図 7-2. Measurement Setup for TPS62811-EP (1A) and TPS62812-EP (2A)

表 7-2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS62812-EP or TPS62811-EP	Texas Instruments
L	0.56μH inductor; XEL4020-561MEB	Coilcraft
C _{IN}	22μF / 10V; GCM31CR71A226KE02L	Murata
C _{OUT}	1 × 22μF / 10V; GCM31CR71A226KE02L + 1 × 10μF, 6.3V; GCM188D70J106ME36	Murata
C _{SS}	4.7nF (equal to 1ms start-up ramp)	Any
R _{CF}	8.06kΩ	Any
C _{FF}	10pF	Any
R ₁	Depending on VOUT	Any
R ₂	Depending on VOUT	Any
R ₃	100kΩ	Any

(1) See the *Third-party Products Disclaimer*.

表 7-3. List of Key Components, Operation at –55°C

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS62810-EP, TPS62811-EP, TPS62812-EP, or TPS62813-EP	Texas Instruments
L	0.47μH inductor; TFM252012ALMAR47MTAA	TDK
C _{IN}	22μF / 10V; GCJ31CL8ED226KE07	Murata
C _{OUT}	2 × 22μF / 10V; GCJ31CL8ED226KE07 + 1 × 10μF, 16V; GCJ32ER91C106KE01	Murata

(1) See the *Third-party Products Disclaimer*.


8 Detailed Description

8.1 Overview

The TPS6281x-EP synchronous switch mode DC/DC converter is based on a peak current mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with the TPS6281x-EP, one of three internal compensation settings can be selected. See [セクション 8.3.2](#). The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low-ESR ceramic output capacitors. The device can be operated without a feedforward capacitor on the output voltage divider, however, using a 10pF (typical) feedforward capacitor improves transient response.

The device support forced fixed-frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either internally fixed 2.25MHz when COMP/FSET is tied to GND or VIN, or in a range of 1.8MHz to 4MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8MHz to 4MHz, applied to the MODE pin with no need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET to GND is used. If COMP/FSET is directly tied to GND or VIN, the device cannot be synchronized externally. An internal PLL allows a change from an internal clock to an external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows roughly a 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the devices operate in power save mode (PFM) at low output current and automatically transfer to fixed-frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Precise Enable

The voltage applied at the enable pin of the TPS6281x-EP device is compared to a fixed threshold of 1.1V for a rising voltage. This fact lets the user drive the pin with a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The precise enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the enable pin.

The enable input threshold for a falling edge is typically 100mV lower than the rising edge threshold. The TPS6281x-EP device starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown with a shutdown current of typically 1μA. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

8.3.2 COMP/FSET

This pin lets the user set two different parameters independently:

- Internal compensation settings for the control loop
- The switching frequency in PWM mode from 1.8MHz to 4MHz

A resistor from COMP/FSET to GND changes the compensation and switching frequency. The change in compensation allows the user to adapt the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled when the converter starts up, so a change in the resistor during operation only has an effect on the switching frequency, but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency or compensation. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on time and minimum off time.

For example: $V_{IN} = 5V$, $V_{OUT} = 1V$ --> duty cycle (DC) = $1V / 5V = 0.2$

- with $t_{on} = DC \times T$ --> $t_{on,min} = 1 / f_{s,max} \times DC$
- --> $f_{s,max} = 1 / t_{on,min} \times DC = 1 / 0.075\mu s \times 0.2 = 2.67MHz$

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in 表 8-1 and 表 8-2, up to a maximum of 470μF in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation must be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance, but placing less capacitance on the output, can lead to instability.

The switching frequency for the different compensation settings is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18MHz \cdot k\Omega}{f_s(MHz)} \quad (1)$$

For compensation (comp) setting 2:

$$R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_s(MHz)} \quad (2)$$

For compensation (comp) setting 3:

$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)} \quad (3)$$

表 8-1. Switching Frequency and Compensation for TPS62810-EP (4A) and TPS62813-EP (3A)

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} < 1V	MINIMUM OUTPUT CAPACITANCE FOR 1V ≤ V _{OUT} < 3.3V	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} ≥ 3.3V
For the smallest output capacitance (comp setting 1)	10kΩ ... 4.5kΩ	1.8MHz (10kΩ) ... 4MHz (4.5kΩ) according to 式 1	53μF	32μF	27μF
For medium output capacitance (comp setting 2)	33kΩ ... 15kΩ	1.8MHz (33kΩ) ... 4MHz (15kΩ) according to 式 2	100μF	60μF	50μF
For large output capacitance (comp setting 3)	100kΩ ... 45kΩ	1.8MHz (100kΩ) ... 4MHz (45kΩ) according to 式 3	200μF	120μF	100μF
For the smallest output capacitance (comp setting 1)	tied to GND	Internally fixed 2.25MHz	53μF	32μF	27μF
For large output capacitance (comp setting 3)	tied to V _{IN}	Internally fixed 2.25MHz	200μF	120μF	100μF

表 8-2. Switching Frequency and Compensation for TPS62812-EP (2A) and TPS62811-EP (1A)

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} < 1V	MINIMUM OUTPUT CAPACITANCE FOR 1V ≤ V _{OUT} < 3.3V	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} ≥ 3.3V
For the smallest output capacitance (comp setting 1)	10kΩ ... 4.5kΩ	1.8MHz (10kΩ) ... 4MHz (4.5kΩ) according to 式 1	30μF	18μF	15μF
For medium output capacitance (comp setting 2)	33kΩ ... 15kΩ	1.8MHz (33kΩ) ... 4MHz (15kΩ) according to 式 2	60μF	36μF	30μF
For large output capacitance (comp setting 3)	100kΩ ... 45kΩ	1.8MHz (100kΩ) ... 4MHz (45kΩ) according to 式 3	130μF	80μF	68μF
For the smallest output capacitance (comp setting 1)	tied to GND	Internally fixed 2.25MHz	30μF	18μF	15μF
For large output capacitance (comp setting 3)	tied to V _{IN}	Internally fixed 2.25MHz	130μF	80μF	68μF

Refer to セクション 9.1.3.2 for further details on the required output capacitance required depending on the output voltage.

A too-high resistor value for R_{CF} is decoded as *tied to V_{IN}*. A value below the lowest range is decoded as *tied to GND*. The minimum output capacitance in 表 8-1 and 表 8-2 is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required. All values are effective capacitance including, but not limited to:

- All tolerances
- Aging
- DC bias effect

8.3.3 MODE/SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin lets the user force PWM mode when set high. The pin also lets the user apply an external clock in a frequency range from 1.8MHz to 4MHz for external synchronization. Similar to COMP/FSET, take the

specifications for the minimum on time and minimum off time into account when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency must be set by R_{CF} to a similar value of the externally applied clock. This action makes sure of a fast settling to the external clock and, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.

8.3.4 Spread Spectrum Clocking (SSC)

For device versions with SSC enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, the TPS6281x-EP device follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

8.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both of the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

8.3.6 Power-Good Output (PG)

Power good is an open-drain output driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout, and in thermal shutdown. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

表 8-3. PG Status

EN	DEVICE STATUS	PG STATE
X	$V_{IN} < 2.75V$	Undefined
Low	$V_{IN} < 2.75V$	Undefined
High	$V_{IN} < 2.25V$	Undefined
Low	$V_{IN} \geq 2.75V$	Low
High	$2.25V \leq V_{IN} \leq UVLO$ OR in thermal shutdown OR V_{OUT} not in regulation	Low
High	V_{OUT} in regulation	High impedance

8.3.7 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases by the hysteresis amount of typically 15°C, the device resumes normal operation, beginning with soft start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 μs to detect a too-high junction temperature. If the PFM burst is shorter than this delay, the device does not detect a too-high junction temperature.

8.4 Device Functional Modes

8.4.1 Pulse Width Modulation (PWM) Operation

The TPS6281x-EP device has two operating modes: forced PWM mode (discussed in this section) and PWM/PFM (discussed in [セクション 8.4.2](#)).

With the MODE/SYNC pin set to high, the TPS6281x-EP device operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock is applied to MODE/SYNC, the device follows the frequency applied to the pin. To maintain regulation, the frequency must be in a range the device can operate at, taking the minimum on time into account.

8.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the approximately 1.2A PFM threshold. When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

8.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as $D = V_{OUT} / V_{IN}$. The duty cycle increases as the input voltage comes close to the output voltage and the off time gets smaller. When the approximately 30ns minimum off time is reached, the TPS6281x-EP device skips switching cycles while approaching 100% mode. In 100% mode, the device keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low-side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

8.4.4 Current Limit and Short-Circuit Protection

The TPS6281x-EP device is protected against overload and short-circuit events. If the inductor current exceeds the current limit I_{LIMH} , the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low-side switch has decreased below the low-side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \quad (4)$$

where

- I_{LIMH} is the static current limit as specified in the [Electrical Characteristics](#).
- L is the effective inductance at the peak current.
- V_L is the voltage across the inductor ($V_{IN} - V_{OUT}$).
- t_{PD} is the internal propagation delay of typically 50ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns \quad (5)$$

8.4.5 Foldback Current Limit and Short-Circuit Protection

This section is valid for devices where foldback current limit is enabled.

When the device detects current limit for more than 1024 subsequent switching cycles, the device reduces the current limit from the nominal value to typically 1.8A. Foldback current limit is left when the current limit indication

goes away. If device operation continues in current limit, after 3072 switching cycles, the device tries for full current limit again after 1024 switching cycles.

8.4.6 Output Discharge

The purpose of the discharge function is to make sure of a defined down ramp of the output voltage when the device is being disabled and to keep the output voltage close to 0V when the device is off. The output discharge feature is only active after the TPS6281x-EP device has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active is typically 2V. Output discharge is not activated during a current limit or foldback current limit event.

8.4.7 Soft Start/Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This action avoids excessive inrush current and makes sure of a controlled output voltage rise time. This action also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay of about 200μs, then the internal reference and hence, V_{OUT}, rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin disconnected provides the fastest start-up ramp with typically 150μs. A capacitor connected from SS/TR to GND is charged with 2.5μA by an internal current source during soft start until the capacitor reaches the 0.6V reference voltage. The capacitance required to set a certain ramp-time (t_{ramp}) is:

$$C_{SS}[nF] = \frac{2.5\mu A \cdot t_{ramp}[ms]}{0.6V} \quad (6)$$

If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to make sure of a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at SS/TR can be used to track a main voltage. The output voltage follows this voltage up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6V). TI recommends to set the target for the external voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider R₅ and R₆ on SS/TR, this makes sure the device *switches* to the internal reference voltage when the power-up sequencing is finished. See [Figure 9-57](#).

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Programming the Output Voltage

The output voltage of the TPS6281x-EP device is adjustable. The output voltage can be programmed for output voltages from 0.6V to 5.5V using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600mV. The value of the output voltage is set by the selection of the resistor divider from 式 7. TI recommends to choose resistor values that allow a current of at least 2μA, meaning the value of R₂ must not exceed 400kΩ. TI recommends lower resistor values for the highest accuracy and most robust design.

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (7)$$

9.1.2 Inductor Selection

The TPS6281x-EP device is designed for a nominal 0.47μH inductor with a typical switching frequency of 2.25MHz. Larger values can be used to achieve a lower inductor current ripple, but can have a negative impact on efficiency and transient response. Smaller values than 0.47μH cause a larger inductor current ripple, which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly.

The inductor selection is affected by several effects like the following:

- Inductor ripple current
- Output ripple voltage
- PWM-to-PFM transition point
- Efficiency

In addition, the selected inductor must be rated for appropriate saturation current and DC resistance (DCR). 式 8 calculates the maximum inductor current.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (8)$$

$$\Delta I_{L(max)} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}{L_{min}} \cdot \frac{1}{f_{SW}} \quad (9)$$

where

- I_{L(max)} is the maximum inductor current
- ΔI_{L(max)} is the peak-to-peak inductor ripple current
- L_{min} is the minimum inductance at the operating point

表 9-1. Typical Inductors

TYPE	INDUCTANCE [μH]	CURRENT [A] ⁽¹⁾	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [L × B × H] mm	MANUFACTURER ⁽²⁾	OPERATION AT – 55°C
ML433PYA601MLZ	0.6μH, ±20%	10.4	TPS62810-EP, TPS62813-EP, TPS62812-EP	2.25MHz	4 × 4 × 2.1	Coilcraft	Yes
ML433PYA401MLZ	0.4μH, ±20%	12.5	TPS62810-EP, TPS62813-EP, TPS62812-EP	2.25MHz	4 × 4 × 2.1	Coilcraft	Yes
XFL4015-471ME	0.47μH, ±20%	3.5	TPS62813-EP, TPS62812-EP	2.25MHz	4 × 4 × 1.6	Coilcraft	No
XEL4020-561ME	0.56μH, ±20%	9.9	TPS62810-EP, TPS62813-EP, TPS62812-EP	2.25MHz	4 × 4 × 2.1	Coilcraft	No
XEL4030-471ME	0.47μH, ±20%	12.3	TPS62810-EP, TPS62813-EP, TPS62812-EP	2.25MHz	4 × 4 × 3.1	Coilcraft	No
XEL3515-561ME	0.56μH, ±20%	4.5	TPS62813-EP, TPS62812-EP	2.25MHz	3.5 × 3.2 × 1.5	Coilcraft	No
XFL3012-331MEB	0.33μH, ±20%	2.6	TPS62811-EP, TPS62812-EP	≥ 3.5MHz	3 × 3 × 1.3	Coilcraft	No
XPL2010-681ML	0.68μH, ±20%	1.5	TPS62811-EP	2.25MHz	2 × 1.9 × 1	Coilcraft	No
DFE252012PD- R47M	0.47μH, ±20%	see data sheet	TPS62811-EP, TPS62813-EP, TPS62812-EP	2.25MHz	2.5 × 2 × 1.2	Murata	No

(1) Lower of I_{RMS} at 20°C rise or I_{SAT} at 20% drop.

(2) See the *Third-party Products Disclaimer*.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. TI recommends a margin of about 20% to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

9.1.3 Capacitor Selection

9.1.3.1 Input Capacitor

For most applications, 22 μF nominal is sufficient and recommended. The input capacitor buffers the input voltage for transient events and decouples the converter from the supply. TI recommends a low-ESR multilayer ceramic capacitor (MLCC) for the best filtering and must be placed between VIN and GND as close as possible to those pins.

9.1.3.2 Output Capacitor

The architecture of the TPS6281x-EP device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep the low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends to use dielectric X7R, X7T, or an equivalent. Using a higher value has advantages like smaller voltage ripple and tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 470μF in any of the compensation settings.

The minimum capacitance required on the output depends on the compensation setting as well as on the current rating of the device. The TPS62810-EP and TPS62813-EP devices require a minimum output capacitance of 27μF while the lower current versions (the TPS62812-EP and TPS62811-EP devices) require 15μF at minimum. The required output capacitance also changes with the output voltage.

For output voltages below V, the minimum increases linearly from 32μF at 1V to 5μF at 0.6V for the TPS62810-EP device. Use the TPS62813-EP device with the compensation setting for smallest output capacitance. Other compensation ranges and ranges for TPS62811-EP and TPS62812-EP are equivalent. See 表 8-1 and 表 8-2 for details.

9.2 Typical Application




図 9-1. Typical Application

9.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

9.2.2 Detailed Design Procedure

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (10)$$


With $V_{FB} = 0.6V$:

表 9-2. Setting the Output Voltage


NOMINAL OUTPUT VOLTAGE V_{OUT}	R_1	R_2	C_{FF}	EXACT OUTPUT VOLTAGE
0.8V	16.9kΩ	51kΩ	10pF	0.7988V
1.0V	20kΩ	30kΩ	10pF	1.0V
1.1V	39.2kΩ	47kΩ	10pF	1.101V
1.2V	68kΩ	68kΩ	10pF	1.2V
1.5V	76.8kΩ	51kΩ	10pF	1.5V
1.8V	80.6kΩ	40.2kΩ	10pF	1.803V
2.5V	47.5kΩ	15kΩ	10pF	2.5V
3.3V	88.7kΩ	19.6kΩ	10pF	3.315V

9.2.3 Application Curves


All plots have been taken with a nominal switching frequency of 2.25MHz when set to PWM mode, unless otherwise noted. The BOM is according to 表 7-1.




9-2. Efficiency versus Output Current




9-3. Efficiency versus Output Current




9-4. Efficiency versus Output Current









9-5. Efficiency versus Output Current




9-6. Efficiency versus Output Current




9-7. Efficiency versus Output Current



 9-8. Efficiency versus Output Current

 9-9. Efficiency versus Output Current

 9-10. Efficiency versus Output Current

 9-11. Efficiency versus Output Current

 9-12. Output Voltage versus Output Current

 9-13. Output Voltage versus Output Current




9-14. Output Voltage versus Output Current




9-15. Output Voltage versus Output Current




9-16. Output Voltage versus Output Current



9-17. Output Voltage versus Output Current



9-18. Output Voltage versus Output Current



9-19. Output Voltage versus Output Current




図 9-20. Output Voltage versus Output Current




図 9-21. Output Voltage versus Output Current




図 9-22. Load Transient Response




図 9-23. Load Transient Response




図 9-24. Load Transient Response






図 9-25. Load Transient Response




$V_{OUT} = 1.2V$ PFM $T_A = 25^\circ C$
 $V_{IN} = 5.0V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-26. Load Transient Response




$V_{OUT} = 1.2V$ PWM $T_A = 25^\circ C$
 $V_{IN} = 5.0V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-27. Load Transient Response




$V_{OUT} = 1.0V$ PFM $T_A = 25^\circ C$
 $V_{IN} = 5.0V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-28. Load Transient Response




$V_{OUT} = 1.0V$ PWM $T_A = 25^\circ C$
 $V_{IN} = 5.0V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-29. Load Transient Response




$V_{OUT} = 0.6V$ PFM $T_A = 25^\circ C$
 $V_{IN} = 3.3V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-30. Load Transient Response




$V_{OUT} = 0.6V$ PWM $T_A = 25^\circ C$
 $V_{IN} = 3.3V$ $I_{OUT} = 0.4A \text{ to } 3.6A \text{ to } 0.4A$

図 9-31. Load Transient Response




$V_{OUT} = 3.3V$ PFM $T_A = 25^\circ C$
 $I_{OUT} = 0.5A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-32. Line Transient Response




$V_{OUT} = 3.3V$ PWM $T_A = 25^\circ C$
 $I_{OUT} = 4A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-33. Line Transient Response




$V_{OUT} = 1.8V$ PFM $T_A = 25^\circ C$
 $I_{OUT} = 0.5A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-34. Line Transient Response




$V_{OUT} = 1.8V$ PWM $T_A = 25^\circ C$
 $I_{OUT} = 4A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-35. Line Transient Response




$V_{OUT} = 1.2V$ PFM $T_A = 25^\circ C$
 $I_{OUT} = 0.5A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-36. Line Transient Response




$V_{OUT} = 1.2V$ PWM $T_A = 25^\circ C$
 $I_{OUT} = 4A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-37. Line Transient Response




$V_{OUT} = 1.0V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-38. Line Transient Response




$V_{OUT} = 1.0V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 4.5V \text{ to } 5.5V \text{ to } 4.5V$

図 9-39. Line Transient Response




$V_{OUT} = 0.6V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 3.0V \text{ to } 3.6V \text{ to } 3.0V$

図 9-40. Line Transient Response




$V_{OUT} = 0.6V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 3.0V \text{ to } 3.6V \text{ to } 3.0V$

図 9-41. Line Transient Response




$V_{OUT} = 3.3V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-42. Output Voltage Ripple




$V_{OUT} = 3.3V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-43. Output Voltage Ripple




$V_{OUT} = 1.8V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-44. Output Voltage Ripple




$V_{OUT} = 1.8V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-45. Output Voltage Ripple




$V_{OUT} = 1.2V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-46. Output Voltage Ripple




$V_{OUT} = 1.2V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-47. Output Voltage Ripple




$V_{OUT} = 1.0V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-48. Output Voltage Ripple




$V_{OUT} = 1.0V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5.0V$ BW = 20MHz

図 9-49. Output Voltage Ripple




$V_{OUT} = 0.6V$ PFM $T_A = 25^{\circ}C$
 $I_{OUT} = 0.5A$ $V_{IN} = 3.3V$ BW = 20MHz

図 9-50. Output Voltage Ripple




$V_{OUT} = 0.6V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 3.3V$ BW = 20MHz

図 9-51. Output Voltage Ripple




$V_{OUT} = 3.3V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

図 9-52. Start-Up Timing




$V_{OUT} = 1.8V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

図 9-53. Start-Up Timing




$V_{OUT} = 1.2V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

図 9-54. Start-Up Timing



$V_{OUT} = 1.0V$ PWM $T_A = 25^{\circ}C$
 $I_{OUT} = 4A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

図 9-55. Start-Up Timing



$$V_{OUT} = 0.6V$$

$$I_{OUT} = 4A$$

PWM

$$V_{IN} = 3.3V$$

$$T_A = 25^{\circ}C$$

$$C_{SS} = 4.7nF$$

図 9-56. Start-Up Timing

9.3 System Examples

9.3.1 Voltage Tracking

The TPS6281x-EP device follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6V ramps the output voltage according to the 0.6V feedback voltage.

Tracking the 3.3V of device 1, such that both rails reach the target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5μA on the SS/TR pin causes an offset voltage on the resistor divider formed by R_5 and R_6 . The equivalent resistance of $R_5 \parallel R_6$, so must be kept below 15kΩ. The current from SS/TR causes a slightly higher voltage across R_6 than 0.6V, which is desired because device 2 switches to the internal reference as soon as the voltage at SS/TR is higher than 0.6V.

In case both devices need to run in forced PWM mode, TI recommends to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the main device. The TPS6281x-EP device has a duty cycle limitation defined by the minimum on time. For tracking down to low output voltages, device 2 cannot follow once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress allows the user to ramp down the output voltage close to 0V.




図 9-57. Schematic for Output Voltage Tracking




図 9-58. Scope Plot for Output Voltage Tracking

9.3.2 Synchronizing to an External Clock

The TPS6281x-EP device can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied or removed during operation, letting the user switch from an externally defined fixed frequency to power save mode or to an internally fixed-frequency operation. The value of the R_{CF} resistor must be chosen so that the internally defined frequency and the externally applied frequency are close to each other. This action make sure of a smooth transition from internal to external frequency and vice versa.






図 9-59. Schematic Using External Synchronization



9.4 Power Supply Recommendations

The TPS6281x-EP device family has no special requirements for the input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPS6281x-EP device.

9.5 Layout

9.5.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more so at high switching frequencies. Therefore, the PCB layout of the TPS6281x-EP device demands careful attention to make sure of operation and to get the specified performance. A poor layout can lead to issues like poor regulation (both line and load), stability, and accuracy weaknesses increased like EMI radiation and noise sensitivity.

See [セクション 9.5.2](#) for the recommended layout of the TPS6281x-EP device, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops that conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB must be connected with short wires and not nearby high dv/dt signals (for example SW). Because the nodes carry information about the output voltage, the nodes must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R₁ and R₂, must be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help spread the heat into the PCB.

The recommended layout is implemented on the EVM and shown in the [TPS62810EVM-015 Evaluation Module User's Guide](#).

9.5.2 Layout Example




図 9-62. Example Layout

10 Device and Documentation Support

10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, [TPS62810EVM-015 Evaluation Module](#), [EVM user's guide](#)

10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.4 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#) は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

10.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2024	*	Initial release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS62810MRWYRNEP	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	10EP
TPS62810MRWYRNEP.A	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	10EP
TPS62811MRWYRNEP	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	11EP
TPS62811MRWYRNEP.A	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	11EP
TPS62812MRWYRNEP	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	12EP
TPS62812MRWYRNEP.A	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	12EP
TPS62813MRWYRNEP	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	13EP
TPS62813MRWYRNEP.A	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	13EP
V62/23613-01XE	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	10EP
V62/23613-02XE	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	11EP
V62/23613-03XE	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	12EP
V62/23613-04XE	Active	Production	VQFN-HR (RWY) 9	250 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	13EP

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62810-EP, TPS62811-EP, TPS62812-EP, TPS62813-EP :

- Automotive : [TPS62810-Q1](#), [TPS62811-Q1](#), [TPS62812-Q1](#), [TPS62813-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

GENERIC PACKAGE VIEW


RWY 9

VQFN-HR - 1 mm max height

2 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226729/A


RWY0009B



PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4226695/B 06/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RWY0009B

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



SOLDER MASK DETAIL

4226695/B 06/2022

NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).


4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RWY0009B

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
PADS 1, 5, 7 & 8:
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 25X

4226695/B 06/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月