

# TPS6244x 可変周波数、1% 精度、QFN パッケージ、2.75V~6V、デュアル・チャネル降圧コンバータ

## 1 特長

- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可能
- 出力電圧: 0.6V~5.5V デュアル・チャネル
- 出力電流: 1A/1A、2A/2A、3A/1A
- 2.75V~6V の入力電圧範囲
- 帰還電圧精度: 1% (PWM 動作)
- $T_J = -40^{\circ}\text{C} \sim +150^{\circ}\text{C}$
- 2 つの高精度イネーブル入力により以下を実現:
  - ユーザー定義の低電圧誤動作防止機能
  - 正確なシーケンシング
- ウィンドウ・コンパレータによる 2 つのパワー・グッド出力
- 可変スイッチング周波数: 1.8MHz~4MHz
- 外部クロックへの周波数同期も可能
- スペクトラム拡散クロック供給も可能
- 強制 PWM または PWM/PFM 動作
- 最大 200μF の補償ネットワークを選択可能
- 静止電流: 22μA
- 180° 位相シフト動作
- 100% デューティ・サイクル・モード
- アクティブ出力放電
- サーマル・シャットダウン保護機能
- 2.3mm × 2.7mm QFN パッケージ

## 2 アプリケーション

- モーター・ドライブ/ドローン・コントローラ
- ロボット HMI
- 試験および測定機器
- マシン・ビジョン
- ストリング・インバータ

## 3 概要

TPS6244x はピン互換のデュアル 1A、デュアル 2A および 3A/1A、高効率で使いやすい同期整流降圧 DC/DC コンバータのファミリです。このデバイスは、ピーク電流モード制御方式に基づいています。これらのデバイスは、モーター・ドライブやロボットなどの産業用アプリケーション向けに設計されています。抵抗の低いスイッチにより、高い周囲温度でも、最大 3A の連続出力電流、最大 4A の合計出力電流を供給できます。スイッチング周波数は 1.8MHz~4MHz の範囲で外部から変更でき、同じ周波数範囲の外部クロックと同期することもできます。PWM/PFM モードでは、TPS6244x は負荷が軽いときに自動的にパワーセーブ・モードへ移行するため、負荷範囲全体にわたって高い効率が維持されます。TPS6244x は PWM モードで 1% の出力電圧精度を実現しているため、出力電圧精度の高い電源の設計に役立ちます。


TPS6244x は可変電圧バージョンとして供給され、VQFN パッケージに搭載されています。

### パッケージ情報


部品番号	パッケージ (1)	本体サイズ (公称)
TPS62441	RQR (VQFN, 14)	2.30mm × 2.70mm
TPS62442		

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。





回路図



効率と出力電流との関係、 $V_{OUT} = 3.3V$ 、PWM/PFM、 $f_{sw} = 2.25MHz$

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	9.2 Functional Block Diagram.....	<b>12</b>
<b>2 アプリケーション</b> .....	<b>1</b>	9.3 Feature Description.....	<b>12</b>
<b>3 概要</b> .....	<b>1</b>	9.4 Device Functional Modes.....	<b>15</b>
<b>4 Revision History</b> .....	<b>3</b>	<b>10 Application and Implementation</b> .....	<b>17</b>
<b>5 Device Comparison Table</b> .....	<b>4</b>	10.1 Application Information.....	<b>17</b>
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	10.2 Typical Application.....	<b>18</b>
<b>7 Specifications</b> .....	<b>6</b>	10.3 Power Supply Recommendations.....	<b>28</b>
7.1 Absolute Maximum Ratings.....	<b>6</b>	10.4 Layout.....	<b>28</b>
7.2 ESD Ratings.....	<b>6</b>	<b>11 Device and Documentation Support</b> .....	<b>30</b>
7.3 Recommended Operating Conditions.....	<b>6</b>	11.1 Device Support.....	<b>30</b>
7.4 Thermal Information.....	<b>6</b>	11.2 Documentation Support.....	<b>30</b>
7.5 Electrical Characteristics.....	<b>7</b>	11.3 ドキュメントの更新通知を受け取る方法.....	<b>30</b>
7.6 Timing Requirements.....	<b>9</b>	11.4 サポート・リソース.....	<b>30</b>
7.7 Typical Characteristics.....	<b>9</b>	11.5 Trademarks.....	<b>30</b>
<b>8 Parameter Measurement Information</b> .....	<b>10</b>	11.6 静電気放電に関する注意事項.....	<b>30</b>
8.1 Schematic.....	<b>10</b>	11.7 用語集.....	<b>30</b>
<b>9 Detailed Description</b> .....	<b>11</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>30</b>
9.1 Overview.....	<b>11</b>		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (November 2021) to Revision A (May 2023)	Page
• ドキュメントのステータスを「事前情報」から「量産データ」に変更.....	<b>1</b>

## 5 Device Comparison Table

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE
TPS62441RQRR	2 × 1-A output current $V_{OUT}$ discharge	adjustable
TPS62442RQRR	2 × 2-A or 3-A and 1-A output current $V_{OUT}$ discharge	adjustable

## 6 Pin Configuration and Functions




图 6-1. 14-Pin QFN RQR Package Top View

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	8	I	This pin is the enable pin of converter 1. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
EN2	10	I	This pin is the enable pin of converter 2. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB1	3	I	Voltage feedback input for converter 1. Connect the resistive output voltage divider to this pin.
FB2	1	I	Voltage feedback input for converter 2. Connect the resistive output voltage divider to this pin.
PG1	4	O	Open-drain power-good output of converter 1
PG2	13	O	Open-drain power-good output of converter 2
SW1	6		This pin is the switch pin of converter 1 and is connected to the internal power MOSFETs.
SW2	12		This pin is the switch pin of converter 2 and is connected to the internal power MOSFETs.
MODE/SYNC	5	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See the electrical characteristics for the detailed specification for the digital signal applied to this pin for external synchronization.
COMP/FSET	14	I	Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. Do not leave this pin floating.
VIN1	7	—	Power supply input. Make sure the input capacitor is connected as close as possible between pin VIN1 and GND. Connect VIN1 to VIN2.
VIN2	11	—	Power supply input. Make sure the input capacitor is connected as close as possible between pin VIN2 and GND. Connect VIN2 to VIN1.

**表 6-1. Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	2, 9	—	Ground pins. The GND pins are internally connected.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Pin voltage <sup>(2)</sup>	VIN1, VIN2	−0.3	6.5	V
	SW1, SW2 (DC)	−0.3	V <sub>IN</sub> + 0.3	V
	SW1, SW2 (AC, less than 10ns) <sup>(3)</sup>	−3	10	V
	FB1, FB2	−0.3	4	V
	PG1, PG2, COMP/FSET	−0.3	V <sub>IN</sub> + 0.3	V
	EN1, EN2, MODE/SYNC	−0.3	6.5	V
T <sub>stg</sub>	Storage temperature	−65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the network ground terminal
- (3) While switching

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN1</sub> , V <sub>IN2</sub>	Input voltage range	2.75		6	V
V <sub>OUT1</sub> , V <sub>OUT2</sub>	Output voltage range	0.6		5.5	V
L <sub>1</sub> , L <sub>2</sub>	Effective inductance	0.32	0.47	0.9	μH
C <sub>OUT1</sub> , C <sub>OUT2</sub>	Effective output capacitance <sup>(1)</sup>	8	10	200	μF
C <sub>IN1</sub> , C <sub>IN2</sub>	Effective input capacitance on each pin <sup>(1)</sup>		10		μF
R <sub>CF</sub>		4.5		100	kΩ
I <sub>SINK_PG</sub>	Sink current at PG pin	0		2	mA
T <sub>J</sub>	Junction temperature	−40		150	°C

- (1) The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied. Further restrictions may apply. Please see the feature description for COMP/FSET about the output capacitance vs compensation setting and output voltage.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS6244x	TPS6244x	UNIT
		(JEDEC)	(EVM)	
		14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	68.7	53.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	50.8	n/a	°C/W

## 7.4 Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>		TPS6244x	TPS6244x	UNIT
		(JEDEC)	(EVM)	
		14 PINS	14 PINS	
R <sub>θJB</sub>	Junction-to-board thermal resistance	15.1	n/a	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.5	1.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	14.9	20.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

Over operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ) and  $V_{IN} = 2.75\text{ V}$  to  $6\text{ V}$ . Typical values at  $V_{IN} = 5\text{ V}$  and  $T_J = 25^{\circ}\text{C}$ . (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
I <sub>Q</sub>	Quiescent current	EN1 or EN2 = $V_{IN}$ , no load, device not switching, $T_J = 25^{\circ}\text{C}$ , MODE = GND, one converter enabled			27	μA
I <sub>Q</sub>	Quiescent current	EN1 or EN2 = $V_{IN}$ , no load, device not switching, MODE = GND, one converter enabled		22	66	μA
I <sub>Q</sub>	Quiescent current	EN1 = EN2 = $V_{IN}$ , no load, device not switching, $T_J = 25^{\circ}\text{C}$ , MODE = GND, both converters enabled			38	μA
I <sub>Q</sub>	Quiescent current	EN1 = EN2 = $V_{IN}$ , no load, device not switching, MODE = GND, both converters enabled		33	80	μA
I <sub>SD</sub>	Shutdown current	EN1 = EN2 = Low, at $T_J = 25^{\circ}\text{C}$			2	μA
I <sub>SD</sub>	Shutdown current	EN1 = EN2 = GND, Nominal value at $T_J = 25^{\circ}\text{C}$ , Max value at $T_J = 150^{\circ}\text{C}$		1.5	26	μA
V <sub>UVLO</sub>	Under voltage lock out threshold	$V_{IN}$ rising	2.5	2.6	2.75	V
		$V_{IN}$ falling	2.3	2.5	2.6	V
T <sub>JSD</sub>	Thermal shutdown threshold	$T_J$ rising		170		°C
	Thermal shutdown hysteresis	$T_J$ falling		15		°C
<b>CONTROL and INTERFACE</b>						
V <sub>EN,IH</sub>	Input-threshold voltage at EN1, EN2, rising edge		1.06	1.1	1.15	V
V <sub>EN,IL</sub>	Input-threshold voltage at EN1, EN2, falling edge		0.96	1.0	1.05	V
I <sub>EN,LKG</sub>	Input leakage current into EN1, EN2	$V_{IH} = V_{IN}$ or $V_{IL} = \text{GND}$			450	nA
V <sub>IH</sub>	High-level input-threshold voltage at MODE/SYNC		1.1			V
V <sub>IL</sub>	Low-level input-threshold voltage at MODE/SYNC				0.3	V
I <sub>LKG</sub>	Input leakage current into MODE/SYNC				700	nA
t <sub>Delay</sub>	Enable delay time	Time from ENx high to device starts switching; $V_{IN}$ applied already	110	200	300	μs
t <sub>Delay</sub>	Enable delay time if one converter already enabled	Time from ENx high to device starts switching; $V_{IN}$ applied already		100		μs
t <sub>Ramp</sub>	Output voltage ramp time	Time from device starts switching to power good; device not in current limit	0.7	1.1	1.5	ms

## 7.5 Electrical Characteristics (continued)

Over operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ) and  $V_{IN} = 2.75\text{ V}$  to  $6\text{ V}$ . Typical values at  $V_{IN} = 5\text{ V}$  and  $T_J = 25^{\circ}\text{C}$ . (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{SYNC}}$	Frequency range on MODE/SYNC pin for synchronization		2		4	MHz
	Resistance from COMP/FSET to GND for logic low	internal frequency setting with $f = 2.25\text{ MHz}$	0		2.5	$k\Omega$
	Voltage on COMP/FSET for logic high	internal frequency setting with $f = 2.25\text{ MHz}$		$V_{IN}$		V
$V_{\text{TH\_PG}}$	UVP power good threshold voltage; dc level	rising ( $\%V_{\text{FB}}$ )	94%	96.5%	99%	
$V_{\text{TH\_PG}}$	UVP power good threshold voltage; dc level	falling ( $\%V_{\text{FB}}$ )	92%	94.5%	97%	
$V_{\text{TH\_PG}}$	OVP power good threshold voltage; dc level	rising ( $\%V_{\text{FB}}$ )	104%	107%	110%	
	OVP power good threshold voltage; dc level	falling ( $\%V_{\text{FB}}$ )	102%	104.5%	107%	
$V_{\text{PG\_OL}}$	Low-level output voltage at PG	$I_{\text{SINK\_PG}} = 2\text{ mA}$		0.07	0.3	V
$I_{\text{PG\_LKG}}$	Input leakage current into PG	$V_{\text{PG}} = 5\text{ V}$			100	nA
$t_{\text{PG}}$	PG deglitch time	for a high-level to low-level transition on the power good output		40		$\mu\text{s}$
<b>OUTPUT</b>						
$V_{\text{FB1}}, V_{\text{FB2}}$	Feedback voltage			0.6		V
$I_{\text{FB1,LKG}}, I_{\text{FB2,LKG}}$	Input leakage current into FB	$V_{\text{FB}} = 0.6\text{ V}$		1	80	nA
$V_{\text{FB1}}, V_{\text{FB2}}$	Feedback voltage accuracy	PWM, $V_{IN} \geq V_{OUT} + 1\text{ V}$	-1%		1%	
$V_{\text{FB1}}, V_{\text{FB2}}$	Feedback voltage accuracy	PFM, $V_{IN} \geq V_{OUT} + 1\text{ V}$ , $V_{OUT} \geq 1.5\text{ V}$ , $C_{o,\text{eff}} \geq 22\mu\text{F}$ , $L = 0.47\mu\text{H}$	-1%		2.5%	
$V_{\text{FB1}}, V_{\text{FB2}}$	Feedback voltage accuracy	PFM, $V_{IN} \geq V_{OUT} + 1\text{ V}$ , $1\text{ V} \leq V_{OUT} < 1.5\text{ V}$ , $C_{o,\text{eff}} \geq 47\mu\text{F}$ , $L = 0.47\mu\text{H}$	-1%		2.5%	
	Load regulation	PWM		0.05		%/A
	Line regulation	PWM, $I_{OUT} = 1\text{ A}$ , $V_{IN} \geq V_{OUT} + 1\text{ V}$		0.02		%/V
$R_{\text{DIS}}$	Output discharge resistance			50	150	$\Omega$
$f_{\text{SW}}$	PWM Switching frequency range	see the FSET pin functionality about setting the switching frequency	1.8	2.25	4	MHz
$f_{\text{SW}}$	PWM Switching frequency	with COMP/FSET tied to GND or $V_{IN}$	2.025	2.25	2.475	MHz
$f_{\text{SW}}$	PWM Switching frequency tolerance	using a resistor from COMP/FSET to GND	-16%		17%	
$t_{\text{on,min}}$	Minimum on-time of high-side FET	$V_{IN} \geq 3.3\text{ V}$		50	75	ns
$t_{\text{on,min}}$	Minimum on-time of low-side FET			30		ns
$R_{\text{DS(ON)}}$	High-side FET on-resistance	$V_{IN} \geq 5\text{ V}$		55	100	$m\Omega$
	Low-side FET on-resistance	$V_{IN} \geq 5\text{ V}$		25	50	$m\Omega$
	High-side MOSFET leakage current			1	86	$\mu\text{A}$
	Low-side MOSFET leakage current			1	205	$\mu\text{A}$
$I_{\text{LIMH}}$	High-side FET switch current limit	DC value, for TPS62442; $V_{IN} = 3\text{ V}$ to $6\text{ V}$	3.8	4.7	5.5	A
$I_{\text{LIMH}}$	High-side FET switch current limit	DC value, for TPS62441; $V_{IN} = 3\text{ V}$ to $6\text{ V}$	2.1	2.6	3.1	A



## 7.5 Electrical Characteristics (continued)



Over operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ) and  $V_{IN} = 2.75\text{ V}$  to  $6\text{ V}$ . Typical values at  $V_{IN} = 5\text{ V}$  and  $T_J = 25^{\circ}\text{C}$ . (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{LIMNEG}$	Low-side FET negative current limit	DC value	-1.8		A

## 7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
$f_{(SYNC)}$	Synchronization clock frequency range (MODE/SYNC)	Nominal $f_{SW}$ determined through COMP/FSET	$f_{SW}$	$f_{SW} + 20\%$	MHz
$D_{(SYNC)}$	Synchronization clock duty cycle range (MODE/SYNC)	45%		55%	

## 7.7 Typical Characteristics



## 8 Parameter Measurement Information

### 8.1 Schematic




图 8-1. Measurement Setup

表 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER <sup>(1)</sup>
IC	TPS62442RQRR	Texas Instruments
L1, L2	0.47-μH inductor DFE252012PD	Murata
C <sub>IN1</sub> , C <sub>IN2</sub>	4.7 μF / 6.3 V	Murata
C <sub>OUT1</sub> , C <sub>OUT2</sub>	2 × 10 μF / 6.3 V	Murata
R <sub>CF</sub>	8.06 kΩ	any
C <sub>FF1</sub> , C <sub>FF2</sub>	10 pF	any
R <sub>1</sub>	Depending on V <sub>OUT</sub>	any
R <sub>2</sub>	Depending on V <sub>OUT</sub>	any
R <sub>3</sub>	Depending on V <sub>OUT</sub>	any
R <sub>4</sub>	Depending on V <sub>OUT</sub>	any
R <sub>5</sub> , R <sub>6</sub>	100 kΩ	any

(1) See the [Third-Party Products Disclaimer](#).


## 9 Detailed Description

### 9.1 Overview

The TPS6244x synchronous dual switch mode power converters are based on a peak current mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with TPS6244x, the internal compensation has two settings. See [COMP/FSET](#). One of the two compensation settings is chosen either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low-ESR ceramic output capacitors. The devices can be operated without a feedforward capacitor on the output voltage divider, however, using a typically 10-pF feed forward capacitor improves transient response.

The devices support forced fixed-frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either 2.25 MHz internally fixed when COMP/FSET is tied to GND or VIN or in a range of 1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. External synchronization can only be used when there is a resistor from COMP/FSET to GND. When COMP/FSET is directly tied to GND or VIN, the TPS6244x cannot be synchronized externally. The TPS6244x allows for a change from internal clock to external clock during operation. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current. When a converter switches from PFM to PWM operation, there can be a maximum delay of one clock cycle because in this case, the converter has to synchronize to the other converter to achieve 180 degrees phase shift.

## 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Precise Enable (EN)

The voltage applied at EN1 and EN2 is compared to a fixed threshold of 1.1 V for a rising voltage. This comparison allows the user to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The precise enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of EN1 and EN2.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS6244x starts operation when the rising threshold is exceeded. For proper operation, the enable (EN) pin must be terminated and must not be left floating. Pulling the enable pin low forces the device into shutdown, with a shutdown current of typically 1.5  $\mu$ A. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

The enable delay time is defined from EN1 or EN2 going high to when the converter starts switching. The converter is enabled first, the internal bandgap is started, and bias currents and configuration bits are read, so its start-up delay time is longer than for the converter being enabled when this is already done.

### 9.3.2 COMP/FSET

This pin allows to set three different parameters:

- Internal compensation settings for the control loop (two settings available)
- The switching frequency in PWM mode from 1.8 MHz to 4 MHz
- Enable/ disable spread spectrum clocking (SSC)

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation allows the user to adopt the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled at start-up of the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined setting. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on time and minimum off time.

Example:

$$V_{IN} = 5.5V; V_{OUT} = 1 \Rightarrow \text{Duty Cycle} = \frac{1V}{5.5V} = 0.2$$

$$t_{on,min} = \frac{1}{f_s} \times 0.2$$

$$f_{sw,max} = \frac{1}{t_{on,min}} \times 0.2 = \frac{1}{0.075\mu s} \times 0.2 = 2.67MHz$$

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in 表 9-1, up to the maximum of 200-μF effective capacitance in both compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1 with spread spectrum clocking (SSC) disabled:

$$R_{CF}(k\Omega) = \frac{18 MHz \times k\Omega}{f_s(MHz)} - 0.18k \quad (1)$$

For compensation (comp) setting 1 with spread spectrum clocking (SSC) enabled:

$$R_{CF}(k\Omega) = \frac{60 MHz \times k\Omega}{f_s(MHz)} - 0.6k \quad (2)$$

For compensation (comp) setting 2 with spread spectrum clocking (SSC) disabled:

$$R_{CF}(k\Omega) = \frac{180 MHz \times k\Omega}{f_s(MHz)} - 1.8k \quad (3)$$

**表 9-1. Switching Frequency, Compensation, and Spread Spectrum Clocking**

$R_{CF}$	COMPENSATION	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR $V_{OUT} < 1\text{ V}$	MINIMUM OUTPUT CAPACITANCE FOR $1\text{ V} \leq V_{OUT} < 3.3\text{ V}$	MINIMUM OUTPUT CAPACITANCE FOR $V_{OUT} \geq 3.3\text{ V}$
10 k $\Omega$ .. 4.5 k $\Omega$	for smallest output capacitance (comp setting 1) SSC disabled	1.8 MHz (10 k $\Omega$ ) .. 4 MHz (4.5 k $\Omega$ ) according to 式 1	11 $\mu\text{F}$	7 $\mu\text{F}$	5 $\mu\text{F}$
33 k $\Omega$ .. 18 k $\Omega$	for smallest output capacitance (comp setting 1) SSC enabled	1.8 MHz (33 k $\Omega$ ) .. 4 MHz (18 k $\Omega$ ) according to 式 2	11 $\mu\text{F}$	7 $\mu\text{F}$	5 $\mu\text{F}$
100 k $\Omega$ .. 45 k $\Omega$	for best transient response (larger output capacitance) (comp setting 2) SSC disabled	1.8 MHz (100 k $\Omega$ ) .. 4 MHz (45 k $\Omega$ ) according to 式 3	30 $\mu\text{F}$	18 $\mu\text{F}$	15 $\mu\text{F}$
tied to GND	for smallest output capacitance (comp setting 1) SSC disabled	internally fixed 2.25 MHz	11 $\mu\text{F}$	7 $\mu\text{F}$	5 $\mu\text{F}$
tied to $V_{IN}$	for best transient response (larger output capacitance) (comp setting 2) SSC enabled	internally fixed 2.25 MHz	30 $\mu\text{F}$	18 $\mu\text{F}$	15 $\mu\text{F}$

Refer to [セクション 10.1.2.2.2](#) for further details on the output capacitance required depending on the output voltage.

A too-high resistor value for  $R_{CF}$  is decoded as "tied to  $V_{IN}$ ", a value below the lowest range as "tied to GND". The minimum output capacitance in [表 9-1](#) is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required.

### 9.3.3 MODE/SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin allows the user to force PWM mode when set high. The pin also allows the user to apply an external clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, the specifications for the minimum on time and minimum off time have to be observed when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency must be set by  $R_{CF}$  to a similar value of the externally applied clock. This makes sure that, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible. If the device is externally synchronized, both converters are forced to run on that clock frequency preserving 180° phase relation. The internally generated spread spectrum clocking is turned off while running on an external clock.

### 9.3.4 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

### 9.3.5 Power-Good Output (PG)

Power good is an open-drain output driven by a window comparator. PG is held low when the device is:

- Disabled
- In undervoltage lockout
- In thermal shutdown
- Not in soft start

When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

**表 9-2. PG Status**

EN	DEVICE STATUS	PG STATE
X	$V_{IN} < 2\text{ V}$	undefined
low	$V_{IN} \geq 2\text{ V}$	low
high	$2\text{ V} \leq V_{IN} \leq \text{UVLO}$ OR in thermal shutdown OR $V_{OUT}$ not in regulation OR device in soft start	low
high	$V_{OUT}$ in regulation	high impedance

### 9.3.6 Thermal Shutdown

The junction temperature ( $T_J$ ) of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds  $170^\circ\text{C}$  (typical), the device goes into thermal shutdown. Both the high-side and low-side power FETs of both converters are turned off and PG goes low. When  $T_J$  decreases below the hysteresis amount of typically  $20^\circ\text{C}$ , the converters resume normal operation, beginning with soft start. When both converters are in a PFM pause, the thermal shutdown is not active. After the PFM pause, the device needs up to  $9\text{ }\mu\text{s}$  to detect a too high junction temperature. If the PFM burst is shorter than this delay, the device does not detect a too high junction temperature. As long as one converter is in PWM, thermal shutdown is always active.

## 9.4 Device Functional Modes

### 9.4.1 Pulse Width Modulation (PWM) Operation

The TPS6244x has two operating modes. Forced PWM mode is discussed in this section and PWM/PFM as discussed in [セクション 9.4.2](#).

With the MODE/SYNC pin set to high, the TPS6244x operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock applied to MODE/SYNC, the TPS6244x follows the frequency applied to the pin. The frequency must be in a range the device can operate at, taking the minimum on time into account.

### 9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of approximately  $0.8\text{ A}$ . When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

### 9.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as  $D = V_{OUT} / V_{IN}$ . The duty cycle increases as the input voltage comes close to the output voltage and the off time gets smaller. When the minimum off time of typically  $30\text{ ns}$  is reached, the TPS6244x skips switching cycles while it approaches 100% mode. In 100% mode, the device keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

### 9.4.4 Current Limit and Short-Circuit Protection

The TPS6244x is protected against overload and short circuit events. The converter is not switching with the fixed frequency when in current limit. The converter resumes the fixed frequency operation when the converter leaves current limit condition. If the inductor current exceeds the current limit,  $I_{LIMH}$ , the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low-side switch has decreased below the low-side current limit. This can cause bursts or single pulses between the high-side and low-side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{PD} \quad (4)$$

where

- $I_{LIMH}$  is the static current limit as specified in the electrical characteristics.
- $L$  is the effective inductance at the peak current.
- $V_L$  is the voltage across the inductor ( $V_{IN} - V_{OUT}$ ).
- $t_{PD}$  is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \times 50ns \quad (5)$$

#### 9.4.5 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active after the TPS6244x has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a current limit or foldback current limit event.

#### 9.4.6 Soft Start

The internal soft-start circuitry controls the output voltage slope during start-up. This action avoids excessive inrush current and ensures a controlled output voltage rise time. This action also prevents unwanted voltage drops from high impedance power sources or batteries. When EN1 and EN2 are set high, the device starts switching after  $t_{Delay}$ . The output voltage is ramped with a slope defined by  $t_{Ramp}$ .



## 10 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information

#### 10.1.1 Programming the Output Voltage

The output voltage of the TPS6244x is adjustable. The output voltage can be programmed for output voltages from 0.6 V to 5.5 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from 式 6. TI recommends to choose resistor values, which allows a current of at least 6  $\mu$ A, meaning the value of  $R_2$  must not exceed 100 k $\Omega$ . TI recommends lower resistor values for highest accuracy and most robust design.

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (6)$$

#### 10.1.2 External Component Selection

##### 10.1.2.1 Inductor Selection

The TPS6244x is designed for a nominal 0.47- $\mu$ H inductor with a switching frequency of typically 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 0.47  $\mu$ H cause a larger inductor current ripple, which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly.

The inductor selection is affected by several effects like the following:

- Inductor ripple current
- Output ripple voltage
- PWM-to-PFM transition point
- Efficiency

In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). The following equation calculates the maximum inductor current.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (7)$$

$$\Delta I_{L(max)} = \frac{V_{OUT} \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)}{L_{min}} \times \frac{1}{f_{sw}} \quad (8)$$

where

- $I_{L(max)}$  is the maximum inductor current.
- $\Delta I_{L(max)}$  is the peak-to-peak inductor ripple current.
- $L_{min}$  is the minimum inductance at the operating point.

**表 10-1. Typical Inductors**

TYPE	INDUCTANCE [ $\mu$ H]	CURRENT [A] <sup>(1)</sup>	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [L × B × H] mm	MANUFACTURER <sup>(2)</sup>
DFE201210U-R47M	0.47 $\mu$ H, $\pm$ 20%	see data sheet	TPS62442	2.25 MHz	2.0 × 1.2 × 1.0	Murata
DFE201210U-R68M	0.68 $\mu$ H, $\pm$ 20%	see data sheet	TPS62441	2.25 MHz	2.0 × 1.2 × 1.0	Murata

表 10-1. Typical Inductors (continued)

TYPE	INDUCTANCE [ $\mu$ H]	CURRENT [A] <sup>(1)</sup>	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [L × B × H] mm	MANUFACTURER <sup>(2)</sup>
DFE201610E-R47M#	0.47 $\mu$ H, $\pm 20\%$	see data sheet	TPS62442	2.25 MHz	2.0 × 1.6 × 1.0	Murata
XEL3515-561ME	0.56 $\mu$ H, $\pm 20\%$	4.5	TPS62442	2.25 MHz	3.5 × 3.2 × 1.5	Coilcraft
XFL4015-701ME	0.70 $\mu$ H, $\pm 20\%$	5.3	TPS62442	2.25 MHz	4.0 × 4.0 × 1.6	Coilcraft
XFL4015-471ME	0.47 $\mu$ H, $\pm 20\%$	5.4	TPS62442	2.25 MHz	4.0 × 4.0 × 1.6	Coilcraft
TFM201610ALM-R47MTAA	0.47 $\mu$ H, $\pm 20\%$	5.8	TPS62442	2.25 MHz	2.0 × 1.6 × 1.0	TDK

(1) Lower of  $I_{RMS}$  at 20°C rise or  $I_{SAT}$  at 20% drop.

(2) See the [Third-Party Products Disclaimer](#).

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. TI recommends to add a margin of about 20%. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

### 10.1.2.2 Capacitor Selection

#### 10.1.2.2.1 Input Capacitor

For most applications, 10- $\mu$ F nominal is sufficient and recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins.

#### 10.1.2.2.2 Output Capacitor

The architecture of the TPS6244x allows the use of tiny ceramic output capacitors with low-equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 200  $\mu$ F in any of the compensation settings.

## 10.2 Typical Application




图 10-1. Typical Application Schematic

### 10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

### 10.2.2 Detailed Design Procedure

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (9)$$







With  $V_{FB} = 0.6 \text{ V}$ :

**表 10-2. Setting the Output Voltage**


NOMINAL OUTPUT VOLTAGE $V_{OUT}$	$R_1, R_3$	$R_2, R_4$	$C_{FF1}, C_{FF2}$	EXACT OUTPUT VOLTAGE
0.8 V	16.9 k $\Omega$	51 k $\Omega$	10 pF	0.7988 V
1.0 V	20 k $\Omega$	30 k $\Omega$	10 pF	1.0 V
1.1 V	39.2 k $\Omega$	47 k $\Omega$	10 pF	1.101 V
1.2 V	68 k $\Omega$	68 k $\Omega$	10 pF	1.2 V
1.5 V	76.8 k $\Omega$	51 k $\Omega$	10 pF	1.5 V
1.8 V	80.6 k $\Omega$	40.2 k $\Omega$	10 pF	1.803 V
2.5 V	47.5 k $\Omega$	15 k $\Omega$	10 pF	2.5 V
3.3 V	88.7 k $\Omega$	19.6 k $\Omega$	10 pF	3.315 V

### 10.2.3 Application Curves


All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to 表 8-1.




### 10.2.3 Application Curves (continued)




10-8. Efficiency Versus Output Current




10-9. Efficiency Versus Output Current




10-10. Efficiency Versus Output Current



10-11. Efficiency Versus Output Current









10-12. Output Voltage Versus Output Current









10-13. Output Voltage Versus Output Current


### 10.2.3 Application Curves (continued)




### 10.2.3 Application Curves (continued)




### 10.2.3 Application Curves (continued)




10-26. Load Transient Response




10-27. Load Transient Response




10-28. Load Transient Response



10-29. Load Transient Response




10-30. Load Transient Response




10-31. Load Transient Response




### 10.2.3 Application Curves (continued)




10-32. Line Transient Response




10-33. Line Transient Response




10-34. Line Transient Response



10-35. Line Transient Response




10-36. Line Transient Response




10-37. Line Transient Response


### 10.2.3 Application Curves (continued)




10-38. Line Transient Response




10-39. Line Transient Response




10-40. Line Transient Response



10-41. Line Transient Response




10-42. Output Voltage Ripple




10-43. Output Voltage Ripple


## 10.2.3 Application Curves (continued)




10-44. Ouput Voltage Ripple




10-45. Output Voltage Ripple




10-46. Start-Up Timing



10-47. Start-Up Timing




10-48. Start-Up Timing



10-49. Start-Up Timing

### 10.2.3 Application Curves (continued)



## 10.3 Power Supply Recommendations

The TPS6244x device family has no special requirements for its input power supply. The output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS6244x.

## 10.4 Layout

### 10.4.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS6244x demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like the following:

- Poor regulation (both line and load)
- Stability and accuracy weaknesses
- Increased EMI radiation
- Noise sensitivity

See [10-51](#) for the recommended layout of the TPS6244x, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.


Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops which conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB must be connected with short wires and not nearby high dv/dt signals (for example SW). As they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The FB resistors,  $R_1$ ,  $R_2$  as well as  $R_3$ ,  $R_4$  must be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND, and SW pins help to spread the heat into the PCB.

The recommended layout is implemented on the EVM and shown in the [TPS62442EVM-122 User's Guide](#).

## 10.4.2 Layout Example



**10-51. Example Layout**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, [TPS62442EVM-122 User's Guide](#)

### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS62441RQRR</a>	Active	Production	VQFN-HR (RQR)   14	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	62441
TPS62441RQRR.A	Active	Production	VQFN-HR (RQR)   14	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	62441
<a href="#">TPS62442RQRR</a>	Active	Production	VQFN-HR (RQR)   14	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	441
TPS62442RQRR.A	Active	Production	VQFN-HR (RQR)   14	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	441

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS62441, TPS62442 :**

- Automotive : [TPS62441-Q1](#), [TPS62442-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62441RQRR	VQFN-HR	RQR	14	3000	180.0	8.4	2.6	3.0	1.2	4.0	8.0	Q1
TPS62442RQRR	VQFN-HR	RQR	14	3000	180.0	8.4	2.6	3.0	1.2	4.0	8.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62441RQRR	VQFN-HR	RQR	14	3000	210.0	185.0	35.0
TPS62442RQRR	VQFN-HR	RQR	14	3000	210.0	185.0	35.0

## GENERIC PACKAGE VIEW


**RQR 14**

**VQFN-HR - 1 mm max height**


2.3 x 2.7, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4229224/A



4229193/A 11/2022



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



SOLDER MASK DETAILS

4229193/A 11/2022

NOTES: (continued)

- For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月