









TPS62097-Q1

JAJSE91A - SEPTEMBER 2017 - REVISED DECEMBER 2017

# TPS62097-Q1 2A、高効率、ウェッタブル・フランクQFNパッケージの降 圧型コンバータ


## 1 特長

- 下記内容でAEC-Q100認定済み:
  - デバイス温度グレード1: 動作時接合部温度範囲 -40°C~125°C
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC6
- iDCS-Controlトポロジで、スイッチング周波数を 選択可能
- 強制PWMまたはパワーセーブ・モード
- 最大97%の効率
- 入力電圧2.5V~6.0V
- 出力電圧は0.8V~V<sub>IN</sub>まで可変
- 3.3Vの固定出力電圧(TPS6209733-Q1)
- ±1%の出力電圧精度
- ヒカップ短絡保護機能
- ソフト・スタートアップをプログラム可能
- 出力電圧トラッキング
- 100%デューティ・サイクル動作による最小のドロップアウト電圧
- 出力放電
- パワー・グッド出力
- サーマル・シャットダウン保護機能
- ウェッタブル・フランク付きの3mm×3mm QFN パッケージで供給

## 2 アプリケーション

- ゲートウェイ
- ヘッド・ユニット
- メーター・クラスター
- テレマティクス

## 1.8V出力の標準的なアプリケーション



Copyright © 2016, Texas Instruments Incorporated

## 3 概要

TPS62097-Q1デバイスは同期整流降圧型コンバータで、高効率とノイズが重要なアプリケーションに最適化されています。このデバイスは、広い出力電流範囲にわたって高い効率で変換を行うことを主眼としています。コンバータは、中負荷から高負荷ではPWMモードで動作し、軽負荷時には自動的にパワーセーブ・モードの動作に移行します。スイッチング周波数は、外付けの抵抗により

1.5MHz~2.5MHzの範囲で選択可能です。iDCS-Controlを強制PWMモードで動作させると、一定のスイッチング周波数により低ノイズの動作を実現できます。

システム電源レールの要件に対処するため、内部補償回路は150µFを超えるものも含め、多くの外部出力コンデンサの値を選択できます。スタートアップ時の突入電流を制御するため、デバイスはSS/TRピンに接続される外付けコンデンサにより、ソフト・スタートアップをプログラムできます。SS/TRピンは、電圧トラッキング構成にも使用されます。デバイスには短絡保護、パワー・グッド、サーマル・シャットダウン機能が搭載されています。

### 製品情報(1)


型番	パッケージ	本体サイズ(公称)
TPS62097-Q1	QFN (16)	3.0mm×3.0mm
TPS6209733-Q1	QFN (16)	3.0mm×3.0mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### 出力電圧オプション

型番	出力電圧	マーキング記号
TPS62097-Q1	可変	9700Q
TPS6209733-Q1	3.3V	9733Q

### 1.8V出力時の効率、MODE=オープン





#### 目次 7.4 Device Function Modes ...... 8 特長......1 Application Information...... 12 2 アプリケーション......1 3 1.8-V Output Application ...... 12 4 改訂履歴.......2 Power Supply Recommendations......17 Terminal Configuration and Functions...... 3 5 10 PCB Layout...... 18 Specifications......4 10.1 Layout Guidelines ...... 18 Absolute Maximum Ratings ...... 4 10.2 Layout Example ...... 18 ESD Ratings......4 Recommend Operating Conditions...... 4 6.5 Electrical Characteristics......5 11.2 コミュニティ・リソース......19 Typical Characteristics......6 商標......19 Detailed Description ...... 7 静電気放電に関する注意事項 .......19 Functional Block Diagram ...... 7 Feature Description...... 8


## 4 改訂履歴

2017年	8月発行のものから更新	Page
<ul><li>量產</li></ul>	<b>崔データのリリース</b>	1



# 5 Terminal Configuration and Functions

## RGT Package with Wettable Flanks 16-Pin VQFN (Top View)



Copyright © 2016, Texas Instruments Incorporated

#### **Pin Functions**

	PIN					
NAME	NO.	I/O	DESCRIPTION			
PGND	5,6		Power ground pin.			
SW	13,14,15,16	PWR	witch pin. It is connected to the internal MOSFET switches. Connect the external inductor between this erminal and the output capacitor.			
vos	1	I	Output voltage sense pin. This pin must be directly connected to the output capacitor.			
FB	2	I	edback pin. For the adjustable output voltage version, a resistor divider sets the output voltage. For the ed output voltage versions, this pin is recommended to be connected to AGND for improved thermal enformance. The pin also can be left floating as an internal $400 \text{k}\Omega$ resistor is connected between this pin and AGND for fixed output voltage versions.			
PG	11	0	ower good open drain output pin. The pull-up resistor should not be connected to any voltage higher than V. If it's not used, leave the pin floating.			
EN	12	I	Enable pin. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin has an internal pull-down resistor of typically $375k\Omega$ when the device is disabled.			
PVIN	7,8	PWR	Power input supply pin.			
AVIN	9	I	Analog input supply pin. Connect it to the PVIN pin together.			
SS/TR	10	I	Soft startup and voltage tracking pin. A capacitor is connected to this pin to set the soft startup time. Leaving this pin floating sets the minimum startup time.			
MODE	3	I	Mode selection pin. Connect this pin to AGND to enable Power Save Mode with automatic transition between PWM and Power Save Mode. Connect this pin to an external resistor or leave floating to enable forced PWM mode only. See 表 1.			
AGND	AGND 4 Analog ground pin.					
Exposed Thermal Pad			The exposed thermal pad is connected to AGND. It must be soldered for mechanical reliability.			
Anchor	Pins		These pins do not require an electrical connection but can be connected to AGND. They must be soldered for mechanical reliability. Refer to <b>EXAMPLE BOARD LAYOUT</b> at the end of this data sheet.			



## 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage at Pins <sup>(2)</sup>	AVIN, PVIN, EN, VOS, PG	-0.3	6.0	
	MODE, SS/TR, SW (DC)	-0.3	V <sub>IN</sub> +0.3V	V
	FB	-0.3	3.0	V
	SW (AC, less than 100ns) <sup>(3)</sup>	-3	11	
Sink current	PG	0	1.0	mA
Temperature	Operating Junction, T <sub>J</sub>	-40	150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub>	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500	V
	discharge	Charged-device model (CDM), per AEC Q100-011 (1)	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommend Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.5	6.0	V
$V_{PG}$	Pull-up resistor voltage	0	6.0	V
V <sub>OUT</sub>	Output voltage range	0.8	$V_{IN}$	V
I <sub>OUT</sub>	Output current range	0	2.0	Α
TJ	Operating junction temperature	-40	125	°C

## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS62097-Q1WRGT	UNITS
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.3	°C/W
ΨJΤ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(3)</sup> While switching.



## 6.5 Electrical Characteristics


 $T_J = -40$ °C to 125°C, and  $V_{IN} = 2.5$ V to 6.0V. Typical values are at  $T_J = 25$ °C and  $V_{IN} = 3.6$ V, unless otherwise noted.

·	PARAMETER	. Typical values are at $I_J = 25^{\circ}$ C and $V_{IN} = 3.6$ V, un TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY		1201 CONDITIONS	101114	• • • •	WIFTE	Olli	
301111		EN = High, Device not switching, T <sub>J</sub> = -40°C to 85°C		40	57		
$I_Q$	Quiescent current into AVIN, PVIN	EN = High, Device not switching		40	65	μΑ	
				0.7	3		
$I_{SD}$	Shutdown current into AVIN, PVIN	EN = Low, $T_J = -40$ °C to 85°C EN = Low		0.7	10	μΑ	
			0.0				
$V_{UVLO}$	Under voltage lock out threshold	V <sub>IN</sub> falling	2.2	2.3	2.4	V	
	The second shortdown down should	V <sub>IN</sub> rising	2.3	2.4	2.5		
$T_{Q JSD}$	Thermal shutdown threshold	T <sub>J</sub> rising		160		°C	
	Thermal shutdown hysteresis	T <sub>J</sub> falling		20		°C	
	NTERFACE (EN, MODE)		I				
V <sub>H_EN</sub>	High-level input voltage, EN pin			1.6	2.0	V	
$V_{L\_EN}$	Low-level input voltage, EN pin		1.0	1.3		V	
I <sub>EN,LKG</sub>	Input leakage current into EN pin	EN = High		0.01	0.9	μA	
R <sub>PD</sub>	Pull-down resistance at EN pin	EN = Low		375		kΩ	
$V_{H\_MO}$	High-level input voltage, MODE pin				1.2	V	
$V_{L\_MO}$	Low-level input voltage, MODE pin		0.4			V	
$I_{MO,LKG}$	Input leakage current into MODE pin	MODE = High		0.01	0.16	μΑ	
SOFT S	TARTUP, POWER GOOD (SS/TR, PG)						
I <sub>SS</sub>	Soft startup current		5.5	7.5	9.5	μΑ	
	Voltage tracking gain factor	V <sub>FB</sub> / V <sub>SS/TR</sub>		1		1	
.,	Power good threshold	V <sub>OUT</sub> rising, referenced to V <sub>OUT</sub> nominal	92	95	98	0/	
$V_{PG}$		V <sub>OUT</sub> falling, referenced to V <sub>OUT</sub> nominal	87	90	92	%	
$V_{PG,OL}$	Low-level output voltage, PG pin	I <sub>sink</sub> = 1mA			0.4	٧	
I <sub>PG,LKG</sub>	Input leakage current into PG pin	V <sub>PG</sub> = 5.0V		0.01	1.6	μA	
OUTPUT	Г						
	Output voltage accuracy	PWM mode, No load	-1.0		1.0		
$V_{OUT}$	TPS6209733Q	PSM mode <sup>(1)</sup>	-1.0		2.1	%	
		PWM mode	792	800	808		
$V_{FB}$	Feedback reference voltage	PSM mode <sup>(1)</sup>	792	800	817	mV	
I <sub>FB,LKG</sub>	Input leakage current into FB pin	V <sub>FB</sub> = 0.8V		0.01	0.1	μA	
R <sub>DIS</sub>	Output discharge resistor	EN = Low, V <sub>OUT</sub> = 1.8V		165		Ω	
013	Line regulation	$I_{OUT} = 0.5A, V_{OUT} = 1.8V^{(1)}$		0.02		%/V	
	Load regulation	PWM mode, V <sub>OUT</sub> = 1.8V <sup>(1)</sup>		0.2		%/A	
POWER	SWITCH	1				70// 1	
		I <sub>SW</sub> = 500mA, V <sub>IN</sub> = 5.0V		42			
	High-side FET on-resistance	I <sub>SW</sub> = 500mA, V <sub>IN</sub> = 3.6V		53		mΩ	
R <sub>DS(on)</sub>		$I_{SW} = 500 \text{ mA}, V_{IN} = 5.0 \text{ V}$ $I_{SW} = 500 \text{ mA}, V_{IN} = 5.0 \text{ V}$		40			
	Low-side FET on-resistance					mΩ	
		$I_{SW} = 500 \text{mA}, V_{IN} = 3.6 \text{V}$	2.4	50	4.0		
I <sub>LIMF</sub>	High-side FET forward current limit	V 5 0V	3.1	3.6	4.2	Α	
		$V_{IN} = 5.0V$	3.3	3.6	3.9		
I <sub>LIMN</sub>	Low-side FET negative current limit	Forced PWM mode	-1.25	-1.1	-0.7	Α	

<sup>(1)</sup> Conditions: L =  $1\mu H$ ,  $C_{OUT} = 22\mu F$ , Switching Frequency = 2.0MHz

# TEXAS INSTRUMENTS

# 6.6 Typical Characteristics





## 7 Detailed Description

#### 7.1 Overview


The TPS62097-Q1 synchronous step-down converter is based on the iDCS-Control (Industrial Direct Control with Seamless transition into Power Save Mode) topology. The control topology not only keeps the advantages of DCS-Control, but also provides other features:

- Forced PWM mode over the whole load range
- Selectable PWM switching frequency
- 1% output voltage accuracy
- · Output voltage sequencing and tracking

The iDCS-Control topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode (PSM) at light load conditions. Or the forced PWM mode removes power save mode operation and operates the device always at its nominal switching frequency.

In PWM mode, the device operates with a predictive On-time switching pulse. A constant switching frequency over the input and output voltage range is achieved by using an input and output voltage feed forward to set the on-time, as shown in 表 1. In PSM mode, the switching frequency is reduced to achieve high efficiency over the entire load current range. Since iDCS-Control supports both operation modes within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage.

## 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 100% Duty Cycle Mode

The device offers a low input to output voltage dropout by entering 100% duty cycle mode, when the input voltage reaches the level of the output voltage. In this mode the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times (R_{DS(on)} + R_L)$$

#### where

- V<sub>IN(min)</sub> = Minimum input voltage to maintain a minimum output voltage
- I<sub>OUT</sub> = Output current
- R<sub>DS(on)</sub> = High side FET on-resistance
- R<sub>I</sub> = Inductor ohmic resistance (DCR)

(1)

When the device operates close to 100% duty cycle mode, the TPS62097-Q1 can't enter Power Save Mode regardless of the load current if the input voltage decreases to typically 15% above the output voltage. The device maintains output regulation in PWM mode.

## 7.3.2 Switch Current Limit and Hiccup Short Circuit Protection

The switch current limit prevents the devices from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted/saturated inductor or a heavy load/shorted output circuit condition. If the inductor current reaches the threshold I<sub>LIMF</sub>, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. Once this switch current limit is triggered 32 times, the devices stop switching and enable the output discharge. The devices then automatically start a new startup after a typical delay time of 100µs has passed. This is HICCUP short circuit protection and is implemented to reduce the current drawn during a short circuit condition. The devices repeat this mode until the high load condition disappears.

When the device is in forced PWM mode, the negative current limit of the low-side MOSFET is active. The negative current limit prevents excessive current from flowing back through the inductor to the input.

## 7.3.3 Under Voltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, which shuts down the devices at voltages lower than  $V_{UVLO}$  with a hysteresis of 100mV.

#### 7.3.4 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds T<sub>JSD</sub>. Once the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

#### 7.4 Device Function Modes

#### 7.4.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 0.7 µA.

In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 165  $\Omega$  discharges the output via the VOS pin smoothly. The output discharge function also works when thermal shutdown, undervoltage lockout or HICCUP short circuit protection are triggered.

An internal pull-down resistor of 375 k $\Omega$  is connected to the EN pin when the EN pin is Low. The pull-down resistor is disconnected when the EN pin is High.

### 7.4.2 Power Save Mode and Forced PWM Mode (MODE)

The MODE pin is a multi-functional pin that allows the device operation in forced PWM mode or PWM/PSM mode, and to select the PWM switching frequency.



#### **Device Function Modes (continued)**

Once the EN pin is pulled high, the IC enables internal circuit blocks and prepares to ramp the output up. The period between the rising edge of the EN pin and the beginning of the power stage switching is called the MODE detection time, typically 50µs. During the MODE detection time period, shown in 図 3, the PWM switching frequency and operating mode are set by the MODE pin status, as shown in 表 1.

The PWM switching frequency can't be changed after the detection time period. Only when the device is set in PWM/PSM mode during the MODE detection time period (MODE = AGND), it is possible to switch between PWM/PSM and forced PWM operation modes by toggling the MODE pin with a GPIO pin of a micro-controller, for example. The other four MODE pin selections force the device in PWM mode only.




図 3. Power Up Sequence

Typical PWM Switching Frequency (MHz)	Resistance at MODE pin (E24 EIA Value)	Toggle MODE pin after MODE detection	ON-Time Equation	Operating Mode
1.50	$8.2$ k $\Omega$ ±5%	No	$t_{ON} = 667 \text{ns} \times V_{OUT} / V_{IN}$	Forced PWM
1.75	18kΩ ±5%	No	$t_{ON} = 571$ ns x $V_{OUT} / V_{IN}$	Forced PWM
2.00	AGND	Yes	t <sub>ON</sub> = 500ns x V <sub>OUT</sub> / V <sub>IN</sub>	PWM/PSM and Forced PWM
2.25	39kΩ ±5%	No	$t_{ON} = 444$ ns x $V_{OUT} / V_{IN}$	Forced PWM
2.50	75kΩ ±5% or Open	No	t <sub>ON</sub> = 400ns x V <sub>OUT</sub> / V <sub>IN</sub>	Forced PWM

Connecting the MODE pin to AGND with a resistor or leaving the MODE pin open forces the device into PWM mode for the whole load range. The device operates with a constant switching frequency that allows simple filtering of the switching frequency for noise sensitive applications. In forced PWM mode, the efficiency is lower than that of PSM at light load.

Connecting the MODE pin to the AGND pin enables Power Save Mode with an automatic transition between PWM and Power Save Mode. As the load current decreases and the inductor current becomes discontinuous, the device enters Power Save Mode operation automatically. In Power Save Mode, the switching frequency is reduced and estimated by 式 2. In Power Save Mode, the output voltage rises slightly above the nominal output voltage, as shown in 🗵 13. This effect is minimized by increasing the output capacitor.

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(2)

When the device operates close to 100% duty cycle mode, the TPS62097-Q1 can't enter Power Save Mode regardless of the load current if the input voltage decreases to typically 15% above the output voltage. The device maintains output regulation in PWM mode.



#### 7.4.3 Soft Startup (SS/TR)

The TPS62097-Q1 programs its output voltage ramp rate with the SS/TR pin. Connecting an external capacitor to SS/TR enables output soft startup to reduce inrush current from the input supply. The device charges the capacitor voltage to the input supply voltage with a constant current of typically 7.5 $\mu$ A. The FB pin voltage follows the SS/TR pin voltage until the internal reference voltage of 0.8V is reached. The soft startup time is calculated using  $\pm$  3. Keep the SS/TR pin floating to set the minimum startup time.

$$t_{SS} = C_{SS/TR} \times \frac{0.8V}{7.5\mu A} \tag{3}$$

An active pull-down circuit is connected to the SS/TR pin. It discharges the external soft startup capacitor in case of disable, UVLO, thermal shutdown and HICCUP short circuit protection.

## 7.4.4 Voltage Tracking (SS/TR)

The SS/TR pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in 24. From 0 V to 0.8 V, the internal reference voltage to the internal error amplifier follows the SS/TR pin voltage. When the SS/TR pin voltage is above 0.8 V, the voltage tracking is disabled and the FB pin voltage is regulated at 0.8 V. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in 25.




図 4. Output Voltage Tracking




図 5. Voltage Tracking Options

The R2 value should be set properly to achieve accurate voltage tracking by taking 7.5  $\mu$ A soft startup current into account. 1  $k\Omega$  or smaller is a sufficient value for R2.

For decreasing SS/TR pin voltage, the device doesn't sink current from the output when the device is in PSM. So the resulting decreases of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{\rm IN}$ +0.3V.



## 7.4.5 Power Good (PG)

The TPS62097-Q1 has a power good output. The PG pin goes high impedance once the output voltage is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 1mA. The power good output requires a pull-up resistor connected to any voltage rail less than 6V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when not used. 表 2 shows the PG pin logic.

表 2. PG Pin Logic

	Pavina Canditiana	Logic	Logic Status		
Device Conditions		High Z	Low		
Fnoble	$EN = High, V_{FB} \ge V_{PG}$	$\checkmark$			
Enable	$EN = Low, V_{FB} \le V_{PG}$		√		
Shutdown	EN = Low		√		
Thermal Shutdown	$T_J > T_{JSD}$		√		
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		√		
Power Supply Removal	V <sub>IN</sub> ≤ 0.7 V	$\checkmark$			



## 8 Application Information


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The following section discusses the design of the external components to complete the power supply design of the TPS62097-Q1.

## 8.2 1.8-V Output Application



Copyright © 2016, Texas Instruments Incorporated

図 6. 1.8-V Output Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the following as the input parameters.

表 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range	2.5 V to 6 V				
Output voltage	1.8 V				
Output current	2.0 A				

## 表 4 lists the components used for the example.

## 表 4. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER (1)
C1	10 μF, Ceramic Capacitor, 6.3V, X7R, size 0805, C2012X7R0J106M125AB	TDK
C2	22 μF, Ceramic Capacitor, 6.3V, X7S, size 0805, C2012X7S1A226M125AC	TDK
C3	10 nF, Ceramic Capacitor, 6.3V, X7R, size 0603, GRM188R70J103KA01	Murata
L1	1 μH, Shielded, 5.4A, XFL4020-102MEB	Coilcraft
R1	Depending on the output voltage, 1% accuracy	Std
R2	20 kΩ, 1% accuracy	Std
R3	100 kΩ, 1% accuracy	Std

<sup>(1)</sup> See Third-party Products Disclaimer



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equation:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
(4)

R2 should not be higher than 20  $k\Omega$  to reduce noise coupling into the FB pin and improve the output voltage regulation. Choose additional resistor values for other outputs. A feed forward capacitor is not required.

The fixed output voltage version, TPS6209733-Q1, does not need an external resistor divider. TI recommends to connect the FB pin to AGND for improved thermal performance.

#### 8.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify the selection process, 表 5 outlines possible inductor and capacitor value combinations for most applications.

NOMINAL L [ $\mu$ H]<sup>(1)</sup>

10

22

47

100

150

0.47

1

+ (3)
+ + + +

2.2

表 5. Output Capacitor / Inductor Combinations

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%. The required effective inductance is 500nH minimum.
- (2) Capacitance in colorance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) Typical application configuration. Other '+' mark indicates recommended filter combinations. Other values may be acceptable in applications but should be fully tested by the user. Refer to the application note SLVA710.

#### 8.2.2.3 Inductor Selection

The main parameters for the inductor selection are the inductor value and the saturation current. To calculate the maximum inductor current under static load conditions, 式 5 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$
(5)

Where:

I<sub>OUT,MAX</sub> = Maximum output current

 $\Delta I_L$  = Inductor current ripple

f<sub>SW</sub> = Switching frequency

L = Inductor value

TI recommends to choose the saturation current for the inductor 20% to 30% higher than the  $I_{L,MAX}$ , out of  $\pm$  5. A higher inductor value is also useful to lower ripple current but increases the transient response time as well.

#### 8.2.2.4 Capacitor Selection

The input capacitor is the low impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is required for best filtering and should be placed between PVIN and PGND as close as possible to those pins. For most applications a 10-μF capacitor is sufficient, though a larger value reduces input current ripple.




The architecture of the TPS62097-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends to use X7R or X5R dielectrics. The recommended typical output capacitor value is 22  $\mu$ F and can vary over a wide range as outlined in  $\frac{1}{8}$  5.


Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. Ensure that the input effective capacitance is at least 5  $\mu$ F and the output effective capacitance is at least 10  $\mu$ F.

## 8.2.3 Application Performance Curves


 $T_A = 25$ °C, BOM =  $\frac{1}{5}$  4 unless otherwise noted.
















## 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 2.5V and 6V. The average input current of the TPS62097-Q1 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$
 (6)

Ensure that the power supply has a sufficient current rating for the application.



## 10 PCB Layout

### 10.1 Layout Guidelines

- TI recommends to place all components as close as possible to the IC. Specially, the input capacitor placement must be closest to the PVIN and PGND pins of the device.
- The low side of the input and output capacitors must be connected directly to the PGND pin to avoid a ground potential shift.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- The sense trace connected to VOS pin is a signal trace. Special care should be taken to avoid noise being induced. Keep the trace away from SW nodes.
- Refer to 

  25 for an example of component placement, routing and thermal design.

## 10.2 Layout Example




図 25. TPS62097-Q1 PCB Layout

#### 10.3 Thermal Information

Implementation of integrated circuits in low-profile and fine pitch surface mount packages typically requires special attention to power dissipation. Many system dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component. For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.



## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

## 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

23-May-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	. ,				, ,	(4)	(5)		` '
TPS6209733QWRGTRQ1	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9733Q
TPS6209733QWRGTRQ1.A	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9733Q
TPS6209733QWRGTRQ1.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9733Q
TPS62097QWRGTRQ1	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9700Q
TPS62097QWRGTRQ1.A	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9700Q
TPS62097QWRGTRQ1.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	9700Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

#### OTHER QUALIFIED VERSIONS OF TPS62097-Q1:

● Catalog : TPS62097

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6209733QWRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS62097QWRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

www.ti.com 5-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6209733QWRGTRQ1	VQFN	RGT	16	3000	367.0	367.0	38.0
TPS62097QWRGTRQ1	VQFN	RGT	16	3000	367.0	367.0	38.0

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated