


TPS62090-Q1 3A、高効率、車載対応、同期整流降圧コンバータ、DCS-Control 付き

1 特長

- 車載アプリケーション認定済み
- 以下の結果で AEC-Q100 認定済み:
 - デバイス温度グレード 1: -40°C ~ 125°C の接合部動作時温度範囲
 - デバイス HBM ESD 分類レベル H2
 - デバイス CDM ESD 分類レベル C6
- 入力電圧範囲: 2.5V ~ 6V
- DCS-Control
- 95% のコンバータ効率
- パワーセーブ モード
- 動作時の静止電流 20µA
- 100% デューティ サイクル動作による最小のドロップアウト電圧
- 2.8MHz と 1.4MHz のスイッチング周波数を選択可能
- 可変出力電圧範囲: 0.8V ~ V_{IN}
- 出力放電機能
- 可変ソフト スタート
- Hiccup 短絡保護機能
- 出力電圧トラッキング
- 選択の幅が広い出力コンデンサ
- 3mm × 3mm、16 ピン QFN パッケージで供給
- 新製品を利用可能: **TPS62813-Q1**、6V 降圧コンバータ、2mm × 3mm ウェットプル フランク付き QFN パッケージ

2 アプリケーション

- 車載用アプリケーション
- 分散型電源
- プロセッサ電源
- バッテリ駆動アプリケーション



Copyright © 2016, Texas Instruments Incorporated

代表的なアプリケーション

3 説明


TPS62090-Q1 デバイスは、高周波数の同期整流降圧コンバータで、小型で高効率の設計に最適化されており、バッテリー駆動のアプリケーションに最適です。最大の効率を実現するため、このコンバータは、パルス幅変調 (PWM) モードで動作します。公称スイッチング周波数は、2.8MHz/1.4MHz で、負荷電流が小さいときには自動的にパワーセービング モードの動作に移行します。分散型電源およびポイント オブ ロード レギュレーションで使用するとき、他の電圧レールへの電圧トラッキングが可能で、10µF から 150µF まで、さらにそれ以上の出力容量を許容できます。このデバイスは DCS-Control トポロジを使用して、非常に優れた負荷過渡性能と、出力電圧の正確なレギュレーションを実現しています。

SS (ソフトスタート) ピンを使って出力電圧のスタートアップランプを制御できるため、スタンドアロン電源としても、またトラッキング構成でも動作できます。イネーブル ピンおよびパワー グッド ピンの構成により、電源シーケンスも可能です。パワーセービング モードでは、デバイスは標準 20µA の静止電流で動作します。パワー セーブ モードへの遷移は自動的かつシームレスに行われるため、負荷電流範囲の全体にわたって高い効率が維持されます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
TPS62090-Q1	RGT (QFN, 16)	3.00mm × 3.00mm

- (1) 詳細については、[セクション 10](#) を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンを含みます。



効率


G004



Table of Contents

1 特長	1	7.1 Application Information.....	13
2 アプリケーション	1	7.2 Typical Application.....	13
3 説明	1	7.3 System Examples.....	19
4 Pin Configuration and Functions	3	7.4 Power Supply Recommendations.....	20
5 Specifications	4	7.5 Layout.....	20
5.1 Absolute Maximum Ratings.....	4	8 デバイスおよびドキュメントのサポート	21
5.2 ESD Ratings.....	4	8.1 デバイス サポート.....	21
5.3 Recommended Operating Conditions.....	4	8.2 ドキュメントのサポート.....	21
5.4 Thermal Information.....	4	8.3 ドキュメントの更新通知を受け取る方法.....	21
5.5 Electrical Characteristics.....	5	8.4 サポート・リソース.....	21
5.6 Typical Characteristics.....	6	8.5 商標.....	21
6 Detailed Description	8	8.6 静電気放電に関する注意事項.....	21
6.1 Overview.....	8	8.7 用語集.....	21
6.2 Functional Block Diagram.....	8	9 Revision History	22
6.3 Feature Description.....	9	10 Mechanical, Packaging, and Orderable Information	22
6.4 Device Functional Modes.....	11		
7 Application and Implementation	13		

4 Pin Configuration and Functions



The exposed thermal pad is connected to AGND.

図 4-1. RGT Package 16-Pin QFN With Exposed Thermal Pad (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
AGND	6	—	Analog ground
AVIN	10	I	Bias supply input voltage pin
CN	8	I/O	Internal charge-pump flying capacitor. Connect a 10-nF capacitor between CP and CN.
CP	7	I/O	Internal charge-pump flying capacitor. Connect a 10-nF capacitor between CP and CN.
EN	13	I	Device enable. To enable the device this pin must be pulled high. Pulling this pin low disables the device. This pin has a pulldown resistor of typically 400 kΩ, which is active when EN is low.
Exposed Thermal Pad	—	—	The exposed thermal pad is connected to AGND. This pin must be soldered for mechanical reliability.
FB	5	I	Feedback pin of the device. For the adjustable version, connect a resistor divider to set the output voltage.
FREQ	3	I	This pin selects the switching frequency of the device. FREQ = Low sets the typical switching frequency to 2.8 MHz. FREQ = High sets the typical switching frequency to 1.4 MHz. This pin has an active pulldown resistor of typically 400 kΩ and can be left floating for 2.8-MHz operation.
PG	4	O	Power good open-drain output. This pin is high impedance if the output voltage is within regulation. This pin is pulled low if the output is below the nominal value. The pullup resistor can not be connected to any voltage higher than the input voltage of the device.
PGND	14, 15	—	Power ground connection
PVIN	11, 12	I	Power supply input voltage pin
SS	9	I	Soft-start control pin. A capacitor is connected to this pin and sets the soft-start time. Leaving this pin floating sets the minimum start-up time.
SW	1, 2	I/O	Switch pin of the power stage
VOS	16	I	Output voltage sense pin. This pin must be connected to the output voltage.

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	PVIN, AVIN, FB, SS, EN, FREQ, VOS	–0.3	7	V
	SW, PG	–0.3	$V_{IN} + 0.3$	
	CN, CP	–0.3	$V_{IN} + 7$	
Power Good sink current, PG			1	mA
Operating junction temperature, T_J		–40	150	°C
Storage temperature, T_{stg}		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
	Charged-device model (CDM), per AEC Q100-011	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

For additional information, see [セクション 7.1](#).

		MIN	MAX	UNIT
V_{IN}	Input voltage	2.5	6	V
T_J	Operating junction temperature	–40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS62090-Q1	UNIT
		RGT (QFN)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	45.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	58.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	19	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	19	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

$V_{IN} = 3.6\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 125°C , typical values are at $T_J = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{IN}	Input voltage range		2.5		6	V
I _{QIN}	Quiescent current	Not switching, FB = FB +5 %, Into PVIN and AVIN		20		μA
I _{sd}	Shutdown current	Into PVIN and AVIN		0.6	5	μA
UVLO	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
	Undervoltage lockout hysteresis			200		mV
Thermal shutdown		Temperature rising		150		°C
Thermal shutdown hysteresis				20		°C
CONTROL SIGNALS EN, FREQ						
V _H	High level input voltage	V _{IN} = 2.5 to 6 V	1	0.65		V
V _L	Low level input voltage	V _{IN} = 2.5 to 6 V		0.6	0.4	V
I _{lkg}	Input leakage current	EN, FREQ = GND or V _{IN}		10	100	nA
R _{PD}	Pulldown resistance			400		kΩ
SOFT START						
I _{SS}	Soft-start current		6.3	7.5	8.7	μA
POWER GOOD						
V _{th}	Power good threshold	Output voltage rising		95%		
		Output voltage falling		90%		
V _L	Low level voltage	I _(sink) = 1 mA			0.4	V
I _{PG}	PG sinking current				1	mA
I _{lkg}	Leakage current	V _{PG} = 3.6 V		10	200	nA
POWER SWITCH						
R _{DS(on)}	High-side FET on-resistance	I _{SW} = 500 mA		50		mΩ
	Low-side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIM}	High-side FET switch current limit		3.7	4.6	5.5	A
f _s	Switching frequency	FREQ = GND, I _{OUT} = 3 A		2.8		MHz
		FREQ = VIN, I _{OUT} = 3 A		1.4		MHz
OUTPUT						
V _s	Output voltage		0.8		V _{IN}	V
R _{od}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
V _{FB}	Feedback regulation voltage			0.8		V
V _{FB}	Feedback voltage accuracy ^{(1) (2)}	V _{IN} ≥ V _{OUT} + 1 V	I _{OUT} = 1 A, PWM mode	−1.4%	1.4%	
			I _{OUT} = 0 mA, FREQ = 2.8 MHz, V _{OUT} ≥ 0.8 V, PFM mode	−1.4%	3%	
			I _{OUT} = 0 mA, FREQ = 1.4 MHz, V _{OUT} ≥ 1.2 V, PFM mode	−1.4%	3%	
			I _{OUT} = 0 mA, FREQ = 1.4 MHz, V _{OUT} < 1.2 V, PFM mode	−1.4%	3.7%	
I _{FB}	Feedback input bias current	V _{FB} = 0.8 V		10	100	nA
V _{OUT}	Output voltage accuracy ⁽²⁾	V _{IN} ≥ V _{OUT} + 1 V, fixed output voltage, f = 2.8 MHz, L = 0.47 μH, C _{OUT} = 22 μF or f = 1.4 MHz, L = 1 μH, C _{OUT} = 22 μF	I _{OUT} = 1 A, PWM mode	−1.4%	1.4%	
			I _{OUT} = 0 mA, FREQ = high and low, PFM mode	−1.4%	2.5%	
Line regulation		V _{OUT} = 1.8 V, PWM operation		0.016%		V
Load regulation		V _{OUT} = 1.8 V, PWM operation		0.04%		A

(1) For output voltages < 1.2 V, use a $2 \times 22\text{ }\mu\text{F}$ output capacitance to achieve 3% output voltage accuracy.

(2) For more information, see [セクション 6.4.2](#).

5.6 Typical Characteristics




図 5-1. High-Side FET ON-Resistance vs Input Voltage




図 5-2. Quiescent Current vs Input Voltage




図 5-3. Switching Frequency vs Load Current




図 5-4. Switching Frequency vs Load Current




図 5-5. Frequency vs Input Voltage







図 5-6. Frequency vs Load Current




5-7. Frequency vs Load Current




5-8. Frequency vs Input Voltage



5-9. Frequency vs Load Current



5-10. Frequency vs Load Current



5-11. Frequency vs Input Voltage


6 Detailed Description

6.1 Overview

The TPS62090Q synchronous switched mode converter is based on DCS-Control (Direct Control with Seamless transition into power save mode). DCS-Control is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control topology operates in Pulse Width Modulation (PWM) mode for medium to heavy load conditions and in power save mode at light load currents. In PWM, the converter operates with nominal switching frequency of 2.8 MHz or 1.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS-Control supports both operation modes (PWM and PFM) using a single building block with a seamless transition from PWM to power save mode without effecting the output voltage. The TPS62090Q device offers excellent DC-voltage regulation and load transient regulation, combined with low output voltage ripple, to minimize interference with RF circuits.

6.2 Functional Block Diagram



(2) The resistors are disconnected when the pins are high.

6.3 Feature Description

6.3.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low with a shutdown current of typically 0.6 μ A. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 200 Ω discharges the output through the VOS pin smoothly. An internal pulldown resistor of 400 k Ω is connected to the EN pin when the EN pin is low. The pulldown resistor is disconnected when the EN pin is high.

6.3.2 Soft Start (SS) and Hiccup Current Limit During Start-Up

To minimize inrush current during start-up, the device has an adjustable soft start depending on the capacitor value connected to the SS pin. The device charges the soft-start capacitor with a constant current of typically 7.5 μ A. The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The soft-start operation is complete when the voltage at the soft-start capacitor has reached typically 1.25 V. The soft-start time is calculated using 式 1. The larger the soft-start capacitor, the longer the soft-start time. The relation between soft-start voltage and feedback voltage is estimated using 式 2.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A} \quad (1)$$

$$V_{FB} = \frac{V_{SS}}{1.56} \quad (2)$$

During start-up, the switch current limit is reduced to 1/3 (approximately 1.5 A) of the typical current limit of 4.6 A. After the output voltage exceeds typically 0.6 V, the current limit is released to the nominal value. The device provides a reduced load current of approximately 1.5 A when the output voltage is below typically 0.6 V. Due to this, a small or no soft-start time can trigger the short-circuit protection during start-up especially for larger output capacitors. This is avoided by using a larger soft-start capacitance to extend the soft-start time. See セクション 6.3.4 for details of the reduced current limit during start-up. Leaving the soft-start pin floating sets the minimum start-up time (around 50 μ s).

6.3.3 Voltage Tracking (SS)

The SS pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in 図 6-1. The internal reference voltage follows the voltage at the SS pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in 図 6-2.




図 6-1. Output Voltage Tracking




Figure 6-2. Voltage Tracking Options

The R2 value must be set properly to achieve accurate voltage tracking by taking 7.5-μA soft start-up current into account. 1 kΩ or smaller is a sufficient value for R2.

For decreasing the SS pin voltage, the device does not sink current from the output when the device is in power save mode. So the resulting decreases of the output voltage can be slower than the SS pin voltage if the load is light. When driving the SS pin with an external voltage, do not exceed the voltage rating of the SS pin which is 7 V.

6.3.4 Short-Circuit Protection (Hiccup Mode)

The device is protected against hard short circuits to GND and overcurrent events. This protection is implemented by a two-level short-circuit protection. During start-up and when the output is shorted to GND, the switch current limit is reduced to 1/3 of the typical current limit of 4.6 A. When the output voltage exceeds typically 0.6 V, the current limit is released to the nominal value. The full current limit is implemented as a hiccup current limit. After the internal current limits are triggered 32 times, the device stops switching and starts a new start-up sequence after a typical delay time of 66 μs passed by. The device continues in this cycle until the high current condition is released.

6.3.5 Output Discharge Function

To make sure the device starts up under the defined conditions, the output discharges through the VOS pin with a typical discharge resistor of 200 Ω whenever the device shuts down. This discharge happens when the device is disabled or if thermal shutdown, undervoltage lockout or short-circuit hiccup mode is triggered.

6.3.6 Power Good Output (PG)

The power good output is low when the output voltage is below the nominal value. The power good becomes high impedance after the output is within 5% of regulation. The PG pin is an open-drain output and is specified to typically sink up to 1 mA. This output requires a pullup resistor to be monitored properly. The pullup resistor cannot be connected to any voltage higher than the input voltage of the device. The PG output is low when the device is disabled, in thermal shutdown, or in UVLO. The PG output can be left floating if unused.

6.3.7 Frequency Set Pin (FREQ)

The FREQ pin is a digital logic input which sets the nominal switching frequency. Pulling this pin to GND sets the nominal switching frequency to 2.8 MHz and pulling this pin high sets the nominal switching frequency to 1.4 MHz. Because this pin changes the switching frequency, it also changes the on-time during PFM mode. At 1.4 MHz the on-time is twice the on-time as operating at 2.8 MHz. This pin has an active pulldown resistor of typically 400 kΩ. For applications where efficiency is of highest importance, a lower switching frequency must be selected. A higher switching frequency allows the use of smaller external components, faster load transient response, and lower output voltage ripple when using same L-C values.

6.3.8 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200-mV hysteresis.

6.3.9 Thermal Shutdown

The device enters thermal shutdown after the junction temperature exceeds typically 150°C with a 20°C hysteresis.

6.3.10 Charge Pump (CP, CN)

The CP and CN pins must attach to an external 10-nF capacitor to complete a charge pump for the gate driver. This capacitor must be rated for the input voltage. TI does not recommend connecting any other circuits to the CP or CN pins.

6.4 Device Functional Modes

6.4.1 Pulse Width Modulation Operation

At medium to heavy load currents, the device operates with PWM at a nominal switching frequency of 2.8 MHz or 1.4 MHz depending on the setting of the FREQ pin. As the load current decreases, the converter enters the power save mode operation reducing the switching frequency. The device enters power save mode at the boundary to discontinuous conduction mode (DCM).

6.4.2 Power Save Mode Operation

As the load current decreases, the converter enters power save mode operation. During power save mode, the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current while maintaining high efficiency. The power save mode is based on a fixed on-time architecture following 式 3. When operating at 1.4 MHz, the on-time is twice as long as the on-time for 2.8-MHz operation, resulting in larger output voltage ripple, as shown in 図 7-11 and 図 7-12, and slightly higher output voltage at no load, as shown in 図 7-8 and 図 7-9. To have the same output voltage ripple at 1.4 MHz during PFM mode, either the output capacitor or the inductor value must be increased. As an example, operating at 2.8 MHz using 0.47-μH inductor gives the same output voltage ripple as operating with 1.4 MHz using 1-μH inductor.

$$\begin{aligned} \text{ton}_{2.8\text{MHz}} &= \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times 360\text{ns} \\ \text{ton}_{1.4\text{MHz}} &= \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times 360\text{ns} \times 2 \\ f &= \frac{2 \times I_{\text{OUT}}}{\text{ton}^2 \left(1 + \frac{V_{\text{IN}} - V_{\text{OUT}}}{V_{\text{OUT}}} \right) \times \frac{V_{\text{IN}} - V_{\text{OUT}}}{L}} \end{aligned} \quad (3)$$

In power save mode the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in 図 7-8 and 図 7-9. This effect is reduced by increasing the output capacitance or the inductor value. This effect is also reduced by programming the output voltage of the TPS62090Q lower than the target value. As an example, if the target output voltage is 3.3 V, then the TPS62090Q is programmed to 3.3 V – 0.8%. As a result the output voltage accuracy is now –2.2% to +2.2% instead of –1.4% to 3%. The output voltage accuracy in PFM operation is reflected in the セクション 5.5 table and given for a 22-μF output capacitance.

6.4.3 Low-Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high-side MOSFET switch is constantly turned on which is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below the nominal regulation value is given by 式 4.

$$V_{IN (min)} = V_{OUT} + I_{OUT} \times (R_{DS(on)} + R_L) \quad (4)$$

Where

- $R_{DS(on)}$ = High side FET on-resistance
- R_L = DC resistance of the inductor

7 Application and Implementation


注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TPS62090-Q1 device is a high-frequency, synchronous, step-down converter optimized for small solution size, high efficiency, and is suitable for battery-powered applications.

7.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 7-1. Test Circuit

7.2.1 Design Requirements

表 7-1 is a recommended list of components for the test circuit in 图 7-1.

表 7-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
TPS62090Q	High efficiency step-down converter	Texas Instruments
L1	Inductor: 1 μ H, 0.47 μ H, 0.4 μ H	Coilcraft XFL4020-102, XAL4020-401, TOKO DEF252012-R47
C1	Ceramic capacitor: 10 μ F, 22 μ F	(6.3-V, X5R, 0603), (6.3-V, X5R, 0805)
C2	Ceramic capacitor: 22 μ F	(6.3-V, X5R, 0805)
C3, C4	Ceramic capacitor	Standard
R1, R2, R3	Resistor	Standard

7.2.2 Detailed Design Procedure

The first step in the design procedure is the selection of the output filter components. To simplify this process, 表 7-2 and 表 7-3 list possible inductor and capacitor value combinations.

表 7-2. Output Filter Selection (2.8-MHz Operation, FREQ = GND)

INDUCTOR VALUE (μH) ⁽³⁾	OUTPUT CAPACITOR VALUE (μF) ⁽²⁾				
	10	22	47	100	150
0.47	—	√ ⁽¹⁾	√	√	√
1	√	√	√	√	√
2.2	—	—	—	—	—
3.3	—	—	—	—	—

- (1) Typical application configuration. Other check marks indicate alternative filter combinations.
 (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and –50%.
 (3) Inductor tolerance and current de-rating is anticipated. The effective inductance varies by +20% and –30%.

表 7-3. Output Filter Selection (1.4-MHz Operation, FREQ = V_{IN})

INDUCTOR VALUE (μH) ⁽³⁾	OUTPUT CAPACITOR VALUE (μF) ⁽²⁾				
	10	22	47	100	150
0.47	—	√	√	√	√
1	√	√ ⁽¹⁾	√	√	√
2.2	√	√	√	√	√
3.3	—	—	—	—	—

- (1) Typical application configuration. Other check marks indicate alternative filter combinations.
 (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and –50%.
 (3) Inductor tolerance and current de-rating is anticipated. The effective inductance varies by +20% and –30%.

7.2.2.1 Inductor Selection

The inductor selection is affected by several parameters such as inductor-ripple current, output-voltage ripple, transition point into power save mode, and efficiency. See 表 7-4 for typical inductors.

表 7-4. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (L × W × H mm)	Isat / DCR
0.6 μH	Coilcraft XAL4012-601	4 × 4 × 2.1	7.1 A / 9.5 m Ω
1 μH	Coilcraft XAL4020-102	4 × 4 × 2.1	5.9 A / 13.2 m Ω
1 μH	Coilcraft XFL4020-102	4 × 4 × 2.1	5.1 A / 10.8 m Ω
0.47 μH	TOKO DFE252012 R47	2.5 × 2 × 1.2	3.7 A / 39 m Ω
1 μH	TOKO DFE252012 1R0	2.5 × 2 × 1.2	3.0 A / 59 m Ω
0.68 μH	TOKO DFE322512 R68	3.2 × 2.5 × 1.2	3.5 A / 37 m Ω
1 μH	TOKO DFE322512 1R0	3.2 × 2.5 × 1.2	3.1 A / 45 m Ω

In addition, the inductor must be rated for the appropriate saturation current and DC resistance (DCR). The inductor must be rated for a saturation current as high as the typical switch current limit, of 4.6 A or according to 式 5 and 式 6. 式 5 and 式 6 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency is taken from the セクション 5.6 graphs or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$I_L = I_{OUT} + \frac{\Delta I_L}{2} \quad (5)$$

$$I_L = I_{OUT} + \frac{\frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right)}{2 \times f \times L} \quad (6)$$

where

- f = Converter switching frequency (typical 2.8 MHz or 1.4 MHz)
- L = Selected inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as a conservative assumption)

注

The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% must be added to cover for load transients during operation.

7.2.2.2 Input and Output Capacitor Selection

For best output and input voltage filtering, low-ESR (X5R or X7R) ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10-μF or larger input capacitor is recommended when $FREQ = Low$ and a 22-μF or larger when $FREQ = High$.

The output capacitor value can range from 10 μF up to 150 μF and beyond. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values. The recommended typical output capacitor value is 22 μF (nominal) and can vary over a wide range as outline in the output filter selection table. For output voltages above 1.8 V, noise can cause duty cycle jitter. This does not degrade device performance. Using an output capacitor of $2 \times 22 \mu F$ (nominal) for output voltages $>1.8 V$ avoids duty cycle jitter.

Ceramic capacitor have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering the package size and voltage rating.

7.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider according to 式 7, 式 8, and 式 9.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 V \times \left(1 + \frac{R1}{R2}\right) \quad (7)$$

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 V}{5 \mu A} \approx 160 k\Omega \quad (8)$$

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right) \quad (9)$$

When sizing $R2$, use a minimum of 5 μA for the feedback current (I_{FB}) to achieve low quiescent current and acceptable noise sensitivity. Larger currents through $R2$ improve noise sensitivity and output voltage accuracy. A feed-forward capacitor is not required for proper operation.

7.2.3 Application Curves




Figure 7-2. Efficiency vs Load Current




Figure 7-3. Efficiency vs Load Current




Figure 7-4. Efficiency vs Load Current




Figure 7-5. Efficiency vs Load Current




Figure 7-6. Efficiency vs Load Current




Figure 7-7. Efficiency vs Load Current




Figure 7-8. Output Voltage vs Load Current




Figure 7-9. Output Voltage vs Load Current




Figure 7-10. PWM Operation




Figure 7-11. PFM Operation




Figure 7-12. PFM Operation










Figure 7-13. Load Sweep


 7-14. Load Sweep

 7-15. Start-Up

 7-16. Shutdown

 7-17. Hiccup Short-Circuit Protection

 7-18. Hiccup Short-Circuit Protection

 7-19. Load Transient Response




図 7-20. Load Transient Response





図 7-21. Load Transient Response


7.3 System Examples

図 7-22, 図 7-23, and 図 7-24 show additional circuits for varying voltage options.




Copyright © 2016, Texas Instruments Incorporated

図 7-22. 1.5-V Adjustable Version Operating at 2.8 MHz



Copyright © 2016, Texas Instruments Incorporated

図 7-23. 1.8-V Adjustable Version Operating at 1.4 MHz



Copyright © 2016, Texas Instruments Incorporated

図 7-24. 1.05-V Adjustable Version Operating at 1.4 MHz

7.4 Power Supply Recommendations

The power supply to the TPS62090-Q1 device must have a current rating according to the supply voltage, output voltage, and output current of the TPS62090-Q1 device.

7.5 Layout

7.5.1 Layout Guidelines

- TI recommends placing the input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed as short and directly to the output pin of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) must have a single joint connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN must be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- Refer to the [TPS62090EVM-063 Evaluation Module](#) (SLVU670) for an example of component placement, routing, and thermal design.

7.5.2 Layout Example




図 7-25. TPS62090Q Layout

8 デバイスおよびドキュメントのサポート

8.1 デバイス サポート

8.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

8.2 ドキュメントのサポート

8.2.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『[降圧コンバータの電力段の基礎的計算](#)』アプリケーション ノート
- テキサス・インスツルメンツ、『[オープンドレイン出力に適切なプルアップ/プルダウン抵抗の選択](#)』アプリケーション レポート
- テキサス・インスツルメンツ、『[DCS-Control™ デバイスの制御ループを測定する方法](#)』アプリケーション ノート
- テキサス・インスツルメンツ、『[TPS62090 出力フィルタの最適化](#)』アプリケーション ノート
- テキサス・インスツルメンツ、『[PFM モードの効率の正確な測定](#)』アプリケーション レポート
- テキサス・インスツルメンツ、『[QFN/SON の PCB 実装](#)』アプリケーション ノート
- テキサス・インスツルメンツ、『[TPS62090EVM-063 評価基板](#)』ユーザー ガイド
- テキサス・インスツルメンツ、『[SW ノードの絶対最大定格について](#)』アプリケーション レポート

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.5 商標

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (November 2021) to Revision D (June 2025)	Page
• データシート全体にわたって商標の情報を更新.....	1
• ドキュメントのタイトルを更新.....	1
• Added Pin Configuration and Functions to the data sheet.....	3

Changes from Revision B (December 2016) to Revision C (November 2021)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新。.....	1
• TPS62813-Q1 へのリンクを追加.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS62090QRGTRQ1	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJG
TPS62090QRGTRQ1.A	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJG

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS62090-Q1 :

- Catalog : [TPS62090](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62090QRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62090QRGTRQ1	VQFN	RGT	16	3000	346.0	346.0	33.0

RGT 16

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



4222419/E 07/2025


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4222419/E 07/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/E 07/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated